


SILICON PLANAR EPITAXIAL TRANSISTORS



CN8050 NPN CN8550 PNP

TO-92 Plastic Package

ABSOLUTE MAXIMUM RATINGS

DESCRIPTION	SYMBOL	VALUE	UNITS V		
Collector Emitter Voltage	V _{CEO}	25			
Collector Base Voltage	V _{CBO}	30 40			
Emitter Base Voltage	ector Current I _C 800		V		
Collector Current			mA		
Peak Collector Current			A		
Base Current	Ι _Β	100			
Power Dissipation@ T _a =25 ^o C	*P _{tot}	625	mW		
Junction Temperature			°C		
Storage Temperature Range	T _{stg}	- 55 to +150	٥C		

IHERMAL RESISTANCEJunction to Ambient in free air*Rth (j-a)200K/W


* Valid provided that leads are kept at ambient temperature at a distance of 2mm from case.


ELECTRICAL CHARACTERISTICS (T_a=25°C Unless Otherwise Specified)

DESCRIPTION	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS	
Collector Emitter Voltage	V _{CEO}	I _C =2mA, I _B =0	25			V	
Collector Base Voltage	V _{CBO}	I _C =10μΑ, I _E =0	I _C =10μA, I _E =0 40			V	
Emitter Base Voltage	itter Base Voltage V _{EBO}		6			V	
DC Current Gain	h _{FE}	V _{CE} =1V, I _C =5mA	45				
		V_{CE} =1V, I_{C} =100mA	120		300		
		CN8050C/CN8550C	120		200		
		CN8050D/CN8550D	160		300		
		V _{CE} =1V, I _C =350mA	60				
Collector Cut off Current	I _{CBO}	V _{CB} =35V, I _E = 0			100	nA	
Emitter Cut off Current	I _{EBO}	$V_{BE} = 3V, I_{C} = 0$			100	nA	
Collector Emitter Saturation Voltage	V _{CE(sat)}	I _C =500mA, I _B =50mA			0.5	V	
Base Emitter Saturation Voltage	V _{BE(sat)}	I _C =500mA, I _B =50mA			1.2	V	
Gain Bandwidth Product	f⊤	I _C =10mA, V _{CE} =5V, f=50MHz		100		MHz	
Collector Base Capacitance	C _{cbo}	V _{CB} =10V, f=1MHz					
		PNP			35	pF	
		NPN			20	pF	

TO-92 Plastic Package

TO-92 Plastic Package





4.32

4.45

3.18

0.41

0.35

1.14

1.14

12.70

1.982

5 DEG

5.33

5.20

4.19

0.55

0.50

1.40

1.53

2.082

F ~ ~	
$ \begin{array}{c} $	

PIN CONFIGURATION

1. COLLECTOR 2.

BASE

3.	ΕN	E F	ł

All diminsions in mm.

А

В

С

D

Ε

F

G

Н

Κ

L

Anno Pack Style Anno P								
				PECIFICATION				
ITEM	SYMBOL	MIN.	NOM.	MAX.	TOL .	REMARKS		
BODY WIDTH	A1	4.0		4.8				
BODY HEIGHT	A	4.8		5.2				
BODY THICKNESS	Т	3.9		4.2				
PITCH OF COMPONENT	Р		12.7		± 1.0			
FEED HOLE PITCH FEED HOLE CENTRE TO	Po		12.7		± 0.3	CUMULATIVE PITCH ERROR 1.0 mm/20 PITCH		
COMPONENT CENTRE								
DISTANCE BETWEEN OUTER	P2		6.35		± 0.4	TO BE MEASURED AT BOTTOM OF CLINCH		
LEADS	F		5.08		+ 0.6			
COMPONENT ALIGNMENT SIDE VIEW	∆h		0	1.0	- 0.2	AT TOP OF BODY		
COMPONENT ALIGNMENT FRONT VIEW	∆h1		0	1.3		AT TOP OF BODY		
TAPE WIDTH	W		18		+ 0.5			
HOLD-DOWN TAPE WIDTH	Wo		6		± 0.0			
HOLE POSITION	W1		9		+ 0.7			
					- 0.5			
HOLD-DOWN TAPE POSITION	W2		0.5		± 0.2			
LEAD WIRE CLINCH HEIGHT	Ho		16		± 0.5			
			1			1		

23.25 11.0

1.2

1.45

3.0 0.22

± 0.2

+ 0.4 - 0.1

t1 0.3-0.6

4

2.54

0.45

TO-92 Transistors on Tape and Ammo Pack

COMPONENT HEIGHT LENGTH OF SNIPPED LEADS FEED HOLE DIAMETER TOTAL TAPE THICKNESS LEAD - TO - LEAD DISTANCE

STAND OFF CLINCH HEIGHT LEAD PARALLELISM

PULL - OUT FORCE

 NOTES

 1. Maximum alignment deviation between leads will not to be greater than 0.2mm.

 2. Maximum non-cumulative variation between tape feed holes shall not exceed 1 mm in 20 pitches.

 3. Holddown tape will not exceed beyond the edge(s) of carrier tape and there shall be no exposure of adhesive.

 4. There will be no more than three (3) consecutive missing components in a tape.

 5. A tape trailer, having at lease three feed holes are provided after the last component in a tape.

 6. Splices should not interfere with the sprocket feed holes.

H1

L Do

F1, F2

H2

H3 | C1 - C2 |

(P)

Packing Detail

PACKAGE	STANDARD PACK		INNER CARTON BOX		OUTER CARTON BOX		
	Details	Net Weight/Qty	Size	Qty	Size	Qty	Gr Wt
TO-92 Bulk	1K/polybag	200 gm/1K pcs	3" x 7.5" x 7.5"	5K	17" x 15" x 13.5"	80K	23 kgs
TO-92 T&A	2K/ammo box	645 gm/2K pcs	12.5" x 8" x 1.8"	2K	17" x 15" x 13.5"	32K	12.5 kgs

CN8050 NPN CN8550 PNP

TO-92 Plastic Package

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Discrete Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Discrete Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered Trademark of Continental Device India Limited C-120 Naraina Industrial Area, New Delhi 110 028, India. Telephone + 91-11-2579 6150, 5141 1112 Fax + 91-11-2579 5290, 5141 1119 email@cdil.com www.cdilsemi.com

CN8050_8550Rev020502E