

MSM6912

PCM CHANNEL FILTER

GENERAL DESCRIPTION


The MSM6912 is a PCM channel filter LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology.

It consists of pre-filter, HPF, post filter and two LPF's.


FEATURES

- CCITT G.712 standard
- 50/60 Hz rejection filter on-chip
- SIN x/x compensation filter on-chip
- External gain adjustment, both transmit and receive filters
- Power-down mode available
- 128 KHz or 2048 KHz external clock for operation
- Power supply, ± 5 V
- 16-pin ceramic DIP package

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

Pin No.	Pin Name	Function
1	V _{XGI+}	V _{XGI+} is the non-inverting input of the gain-setting Op Amp in the transmit filter section. The input analog signal is typically applied to this pin.
2	V _{XGI-}	V _{XGI-} is the inverting input of the gain-setting Op Amp in the transmit filter section.
3	V _{XGO}	V _{XGO} is connected to the output of the gain-setting Op Amp in the transmit filter section. An appropriate voltage gain can be set as shown in Figure 1 below. <div style="text-align: center;"> </div>
4	V _{RO}	V _{RO} is the analog output of the receive filter. Because the output impedance is not so low, it is better to use the gain setting OP Amp as a output buffer. The resistive loads connected to V _{RO} should be greater than 10 K Ω.
5	V _{RGI+}	V _{RGI+} is the non-inverting input of the gain setting Op Amp in the receive filter section.
6	V _{RGI-}	V _{RGI-} is the inverting input of the gain setting Op Amp in the receive filter section.

Pin No.	Pin Name	Function
7	VRGO	<p>VRGO is the output of the gain setting Op Amp in the receive filter section. An appropriate voltage gain can be set as shown in Figure 2 and 3.</p> <div style="text-align: center;"> <p>Figure 2</p> $G_v = +R_2/R_1$ $(R_1 + R_2)/R_L \geq 10 K\Omega$ </div> <div style="text-align: center;"> <p>Figure 3</p> $G_v = R_2/(R_1 + R_2)$ $(R_1 + R_2), R_L \geq 10 K\Omega$ </div> <p>Use Figure 2 for amplification and Figure 3 for attenuation. As the receive filter section has a gain of approx. 0 dB excluding this amplifier, a suitable level diagram has to be calculated. The DC offset voltage of VRGO becomes as follows in the worst case;</p> <p>Figure 2 ... $(200 + 50) \cdot G_v = 250 \cdot G_v$ (mV) Figure 3 ... $200 \cdot G_v + 50$ (mV)</p> <p>The resistive loads connected to VRGO should be greater than 10 KΩ.</p>

Pin No.	Pin Name	Function						
8	VSS	VSS is the negative supply pin. The voltage supplied to this pin should be $-5V \pm 5\%$.						
9	VDD	VDD is the positive supply pin. The voltage supplied to this pin should be $+5V \pm 5\%$.						
10	VRI	VRI is the analog input to the receive filter. The receive signal is typically generated by the decoder section of a companding CODEC (ex. MSM6917AS). The receive filter provides the sin x/x correction over the passband.						
11	DG	This pin is connected to the digital system ground.						
12	CLK	CLK is the digital clock signal input. Two clock frequency (128 KHz, 2,048 KHz) can be applied. The desired clock frequency is selected by the CLKS input. For proper operation, this clock should be tied to the receive clock of the CODEC.						
13	PDWN	This control input enables MSM6912AS in the powerdown mode. Power down occurs when the signal of this input is pulled high.						
14	CLKS	This control pin is used to select the desired clock frequency. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>CLK (Pin 12)</th> <th>CLKS (Pin 14)</th> </tr> </thead> <tbody> <tr> <td>128 KHz</td> <td>Digital "L"</td> </tr> <tr> <td>2,048 KHz</td> <td>Digital "H"</td> </tr> </tbody> </table>	CLK (Pin 12)	CLKS (Pin 14)	128 KHz	Digital "L"	2,048 KHz	Digital "H"
CLK (Pin 12)	CLKS (Pin 14)							
128 KHz	Digital "L"							
2,048 KHz	Digital "H"							
15	AG	This pin is connected to the analog system ground.						
16	VXO	VXO is the analog output of the transmit filter. The output voltage range is $\pm 2.5 V$ and the output DC offset voltage is less than 200 mV. This output should be AC-coupled to the encoder section of the CODEC. The resistive load connected to VXO should be greater than 5 K Ω .						

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}	Ta=25°C with respect to DG and AG	-0.3 ~ 7	V
	V _{SS}		+0.3 ~ -7	
Digital input voltage	V _{DIN}		-0.3 ~ V _{DD} + 0.3	V
Analog input voltage	V _{AIN}		V _{SS} -0.3 ~ V _{DD} +0.3	V
Operating temperature	T _{OP}		0 ~ 70	°C
Storage temperature	T _{ST}		-55 ~ 150	°C

Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply voltage	V _{DD}	With respect to DG and AG	4.75	5	5.25	V
	V _{SS}		-4.75	-5	-5.25	V
Operating temperature	T _{OP}		0		70	°C

DC and Digital Interface Characteristics

(V_{DD} = +5V ± 5%, V_{SS} = -5V ± 5%, Ta = 0 ~ 70°C)

Parameter	Symbol	Conditions	Limits			Unit
			Min	Typ	Max	
Standby supply current	I _{DDS}	PDWN = V _{IH}	-	0.01	1	mA
	I _{SSS}		-	0.01	1	mA
Operating supply current	I _{DDO}	PDWN = V _{IL}	-	5	10	mA
	I _{SSO}		-	5	10	mA
Input leakage current	I _{IL}	V _I = 0V	-	-	10	μA
	I _{IH}	V _I = 5V	-	-	10	μA
Input voltage	V _{IL}	With respect to DG	-	-	0.8	V
	V _{IH}		2.4	-	-	V

Analog Interface, Gain Setting Amplifier and Transmit Filter

($V_{DD} = +5V \pm 5\%$, $V_{SS} = -5V \pm 5\%$, $T_a = 0 \sim 70^\circ C$)

Parameter	Symbol	Conditions	Limits			Unit	
			Min	Typ	Max		
Gain setting amplifier	Input leakage current V_{XGI+} V_{XGI-}	I_{BX}	$-3.2V \leq V_{IN} \leq +3.2V$	-	-	10	μA
	Input resistance V_{XGI+} V_{XGI-}	R_{IX}		2	-	-	$M\Omega$
	Input offset voltage	V_{OSXI}	$-3.2V \leq V_{IN} \leq +3.2V$	-	-	50	mV
	DC open loop voltage gain	A_{VX}		66	-	-	dB
	Open loop unity gain bandwidth	f_{cx}		-	2	-	MHz
	Load capacitance	C_{LX1}		-	-	200	PF
	Load resistance	R_{LX1}		10	-	-	$K\Omega$
	Output voltage swing	V_{OX1}	$R_L \geq 10K\Omega$	± 2.5	-	-	V
Filter	Output resistance	R_{OX1}		-	-	100	Ω
	Output offset voltage	V_{OSX}	$V_{XGI+} = AG$ Input OP Amp at Unity gain	-	-	200	mV
	Load capacitance	C_{LX2}		-	-	200	PF
	Load resistance	R_{LX2}		5	-	-	$K\Omega$
	Output voltage swing	V_{OX2}	$R_L \geq 5K\Omega$	± 2.5	-	-	V

Analog Interface, Receive Filter and Gain Setting Amplifier $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, T_a = 0 \sim 70^\circ C)$


Parameter	Symbol	Conditions	Limits			Unit	
			Min	Typ	Max		
Filter	Input leakage current	I_{BR1}	$-3.2V \leq V_{IN} \leq +3.2V$	—	—	10	μA
	Input resistance	R_{IR1}		2	—	—	$M\Omega$
	Output resistance	R_{OR1}		—	—	200	Ω
	Output offset voltage	V_{OSR}	$V_{RI} = AG$	—	—	200	mV
	Load capacitance	CL_{R1}		—	—	200	PF
	Load resistance	RL_{R1}		10	—	—	$K\Omega$
	Output voltage swing	V_{OR1}	$R_L \geq 10K\Omega$	± 2.5	—	—	V
Gain setting amplifier	Input leakage current V_{RGI}^+, V_{RGI}^-	I_{BR2}	$-3.2V \leq V_{IN} \leq +3.2V$	—	—	10	μA
	Input resistance V_{RGI}^+, V_{RGI}^-	R_{IR2}		2	—	—	$M\Omega$
	Input offset voltage	V_{OSR1}	$-3.2V \leq V_{IN} \leq +3.2V$	—	—	50	mV
	DC open loop voltage gain	A_{VR}		66	—	—	dB
	Open loop unity gain bandwidth	f_{CR}		—	2	—	MHz
	Output resistance	R_{OR2}	At unity gain	—	—	20	Ω
	Load capacitance	CL_{R2}		—	—	200	PF
	Load resistance	RL_{R2}		10	—	—	$K\Omega$
	Output voltage swing	V_{OR2}	$R_L \geq 10K\Omega$	± 2.5	—	—	V

Transmit Filter Transfer Characteristics

($V_{DD} = +5V \pm 5\%$, $V_{SS} = -5V \pm 5\%$, $T_a = 0 \sim 70^\circ C$)

Parameter	Symbol	Conditions	Limits				Unit	
			Amp	Min	Typ	Max		
Absolute passband gain (900 Hz)	GAX	Input = 0 dBm ≈ 1.25 Vrms Output = +3 dBm ≈ 1.77 Vrms	0 dB	2.8	3.0	3.2	dB	
Relative gain (to GAX)	Below 60 Hz			–	–	–20		
	300 ~ 3000 Hz			–	–0.25	–		+0.1
	3300 Hz			–	–0.35	–		+0.1
	3400 Hz			–	–0.85	–		+0.1
	4000 Hz			–	–	–		–14
	4600 Hz and above			–	–	–		–28
Gain variation with temperature	GAXT	Input = 0 dBm 900 Hz	–	0.0005	–	dB/°C		
Gain variation with supplies	GAXS	Input = 0 dBm 900 Hz Supplies: ±5%	–	0.05	–	dB/V		
Crosstalk, Receive to Transmit	CTRX	*1	–	–	–60	dB		
Total C message noise at output	NCX1			8	–	dBmcco		
Total C message noise at output	NCX2		20 dB	–	10		–	
Differential envelope delay	DDX	0.9 ~ 2.6 KHz	0 dB	–	–	60	μS	
Absolute delay	DAX	900 Hz	–	–	200	–		
Single frequency distortion products	DPX	$V_{XO} = +3$ dBm 900 Hz	20 dB	–	–	–45	dB	
Positive power supply rejection ratio	PSRR1	$V_{XO}, 900$ Hz V_{DD}	0 dB	25	30	–		
Negative power supply rejection ratio	PSRR2	$V_{XO}, 900$ Hz V_{SS}		23	28	–		

*1 $V_{RI} = 0$ dBm, 900 Hz



Receive Filter Transfer Characteristics

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, T_a = 0 \sim 70^\circ C)$

Parameter	Symbol	Conditions	Limits				Unit
			Amp	Min	Typ	Max	
Absolute passband gain (900 Hz)	GAR	Input = 0 dBmo = 1.25 Vrms	0 dB	-0.25	-0.1	0	dB
Relative gain (to GAR)	Below 300 Hz	Output = +3 dBmo = 1.77 Vrms With sin x/x correction where x = $\pi f/8000$		-0.25	-	+0.1	
	300~3000 Hz			-0.25	-	+0.1	
	3300 Hz			-0.35	-	+0.1	
	3400 Hz			-0.85	-	+0.1	
	4000 Hz			-	-	-14	
	4600 Hz and above			-	-	-28	
Gain variation with temperature	GART	Input = 0 dBmo 900 Hz	-	0.0005	-	dB/°C	
Gain variation with supplies	GAXS	Input = 0 dBmo 900 Hz Supplies: $\pm 5\%$	-	0.05	-	dB/V	
Crosstalk, transmit to receive	CTXR	*1	-	-	-60	dB	
Total C message noise at output	NCR		-	7	-	dB _{rnc}	
Differential envelope delay	DDR	0.9 ~ 2.6 KHz	-	-	120	μs	
Absolute delay	DAR	900 Hz	-	120	-		
Single frequency distortion products	DPR	$V_{RGO} = +3$ dBmo 900 Hz *2	-	-	-50	dB	
Positive power supply rejection ratio	PSRR3	$V_{RGO}, 900$ Hz V_{DD}	30	35	-		
Negative power supply rejection ratio	PSRR4	$V_{RGO}, 900$ Hz V_{SS}	30	35	-		

*1 $V_{XO} = +3$ dBmo, 900 Hz
 $V_{RI} = AG$

*2 Removing the component of 128 KHz