

IRF130, IRF131, IRF132, IRF133

File Number 1566

Power MOS Field-Effect Transistors**N-Channel Enhancement-Mode
Power Field-Effect Transistors**


12A and 14A, 60V-100V

 $r_{ds(on)} = 0.18 \Omega$ and 0.25Ω **Features:**


- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRF130, IRF131, IRF132 and IRF133 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-204AA steel package.

N-CHANNEL ENHANCEMENT MODE

92CS-33741

TERMINAL DIAGRAM

92CS-37801


JEDEC TO-204AA

Absolute Maximum Ratings

Parameter	IRF130	IRF131	IRF132	IRF133	Units
V_{DS} Drain - Source Voltage ①	100	60	100	60	V
V_{DGR} Drain - Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ①	100	60	100	60	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	14	14	12	12	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	9.0	9.0	8.0	8.0	A
I_{DM} Pulsed Drain Current ③	56	56	48	48	A
V_{GS} Gate - Source Voltage			± 20		V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation		75	(See Fig. 14)		W
		0.6	(See Fig. 14)		W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	56	56	(See Fig. 15 and 16) $L = 100\mu\text{H}$	48	A
T_J T_{stg} Operating Junction and Storage Temperature Range			-55 to 160		$^\circ\text{C}$
Lead Temperature		300 (0.063 in. (1.6mm) from case for 10s)			$^\circ\text{C}$

IRF130, IRF131, IRF132, IRF133


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	IRF130 IRF132 IRF131 IRF133	100 — 60 —	— — — —	— — — —	V	$V_{\text{GS}} = 0\text{V}$ $I_D = 250\mu\text{A}$
$V_{\text{GS(th)}}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
I_{GSS} Gate-Source Leakage Forward	ALL	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
I_{GSS} Gate-Source Leakage Reverse	ALL	—	—	-100	nA	$V_{\text{GS}} = -20\text{V}$
I_{DSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{\text{DS}} = \text{Max. Rating}, V_{\text{GS}} = 0\text{V}$
$I_{\text{D(on)}}$ On-State Drain Current ①	IRF130 IRF131 IRF132 IRF133	14 — 12 —	— — — —	— — — —	A	$V_{\text{DS}} > I_{\text{D(on)}} \times R_{\text{DS(on) max.}}, V_{\text{GS}} = 10\text{V}$
$R_{\text{DS(on)}}$ Static Drain-Source On-State Resistance ②	IRF130 IRF131 IRF132 IRF133	— — 0.14 —	0.18 0.20 — —	— — — —	Ω	$V_{\text{GS}} = 10\text{V}, I_D = 8.0\text{A}$
G_{fs} Forward Transconductance ③	ALL	4.0	5.6	—	S (D)	$V_{\text{DS}} > I_{\text{D(on)}} \times R_{\text{DS(on) max.}}, I_D = 8.0\text{A}$
C_{iss} Input Capacitance	ALL	—	600	800	pF	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 25\text{V}, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	ALL	—	300	500	pF	See Fig. 10
C_{rrs} Reverse Transfer Capacitance	ALL	—	100	150	pF	
$t_{\text{d(on)}}$ Turn-On Delay Time	ALL	—	—	30	ns	$V_{\text{DP}} = 38\text{V}, I_D = 8.0\text{A}, Z_o = 15\Omega$
t_r Rise Time	ALL	—	—	75	ns	See Fig. 17
$t_{\text{d(off)}}$ Turn-Off Delay Time	ALL	—	—	40	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	—	—	45	ns	
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	18	30	nC	$V_{\text{GS}} = 10\text{V}, I_D = 18\text{A}, V_{\text{DS}} = 0.8\text{ Max. Rating}$
Q_{gs} Gate Source Charge	ALL	—	9.0	—	nC	See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q_{gd} Gate-Drain ("Miller") Charge	ALL	—	9.0	—	nC	
L_D Internal Drain Inductance	ALL	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.
L_S Internal Source Inductance	ALL	—	12.5	—	nH	Measured from the source pin, 8 mm (0.25 in.) from header and source bonding pad.
						Modified MOSFET symbol showing the internal device inductances. 

Thermal Resistance

R_{thJC} Junction-to-Case	ALL	—	—	1.67	$^\circ\text{C}/\text{W}$
R_{thCS} Case-to-Sink	ALL	—	0.1	—	$^\circ\text{C}/\text{W}$
R_{thJA} Junction-to-Ambient	ALL	—	—	30	$^\circ\text{C}/\text{W}$
					Mounting surface flat, smooth, and greased.
					Free Air Operation

Source-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	IRF130 IRF131	—	—	14	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRF132 IRF133	—	—	12	A	
I_{SM} Pulse Source Current (Body Diode) ④	IRF130 IRF131	—	—	56	A	
	IRF132 IRF133	—	—	48	A	$T_C = 25^\circ\text{C}, I_S = 14\text{A}, V_{\text{GS}} = 0\text{V}$ $T_C = 25^\circ\text{C}, I_S = 12\text{A}, V_{\text{GS}} = 0\text{V}$ $T_J = 150^\circ\text{C}, I_F = 14\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$ $T_J = 150^\circ\text{C}, I_F = 14\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
V_{SD} Diode Forward Voltage ⑤	IRF130 IRF131	—	—	2.5	V	
	IRF132 IRF133	—	—	2.3	V	
t_{rr} Reverse Recovery Time	ALL	—	360	—	ns	
Q_{RR} Reverse Recovered Charge	ALL	—	2.1	—	μC	
t_{on} Forward Turn on Time	ALL	—	Intrinsic turn on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.			

① $T_J = 25^\circ\text{C}$ to 150°C . ② Pulse Test Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by max junction temperature
See Transient Thermal Impedance Curve (Fig. 5).

IRF130, IRF131, IRF132, IRF133




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF130, IRF131, IRF132, IRF133




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

IRF130, IRF131, IRF132, IRF133




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Power Vs. Temperature Derating Curve




Fig. 15 — Clamped Inductive Test Circuit



Fig. 16 — Clamped Inductive Waveforms




Fig. 17 — Switching Time Test Circuit




Fig. 18 — Gate Charge Test Circuit