## feATURES

- Triple Output Supply from a Single Input Requires Only One Inductor
- $I_{0}=50 \mu \mathrm{~A}$ at $12 \mathrm{~V}_{\text {IN }}$ to $5 \mathrm{~V}, 3.3 \mathrm{~V}$ and 2.5 V with No Load
- Buck Regulator:

Low Ripple (<15mVp.p) Burst Mode Operation ${ }^{\circledR}$
400mA Output with Internal Power Switch
4.3V to 40V Input Operation Range (60V Max)

- Dual Low Dropout Linear Regulators

200mA Outputs with Programmable Current Limits
1.6V to 45V Input Range

Fault Protected to $\pm 45 \mathrm{~V}$

- Adjustable 250 kHz to 2.2 MHz Switching Frequency
- Synchronizable Between 300 kHz and 2.2 MHz
- Programmable Undervoltage Lockout
- Power Good Indicators
- Available in a Thermally-Enhanced 16-Lead MSOP and 24 -Lead ( $3 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) QFN Packages


## APPLICATIONS

- Automotive Battery Regulation
- Power for Portable Instrumentation
- Industrial Supplies
- Fault-Protected Sensor Supply


## 40V 400mA Step-Down Switching Regulator with Dual Fault Protected LDOs DESCRIPTION

The LT®3667 is a monolithic triple power supply composed of a 400 mA buck switching regulator and two 200 mA low dropout linear regulators (LDOs).
The buck regulator includes a high efficiency switch, a boost diode, and the necessary oscillator, control and logic circuitry. Current mode topology is used for fast transient response and good loop stability. Low ripple Burst Mode operation maintains high efficiency at low output currents while keeping output ripple below 15 mV in a typical application.

Each LDO supplies 200 mA of output current with a typical dropout voltage of 340 mV , and each LDO has an accurate resistor programmable current limit.
Internal protection circuitry includes reverse-battery protection, current limiting, thermal limiting and reverse current protection.
The LT3667 is available in a thermally-enhanced 16-Lead MSOP and a 24 -Pin 3mm x 5mm QFN package with exposed pad for low thermal resistance.

LT, LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION




## LT3667

## ABSOLUTE MAXIMUUM RATIOGS (Notes 1,2 )

FB2, FB3 Voltage ..... $\pm 45 \mathrm{~V}$
OUT2, OUT3 Voltage ..... $\pm 45 \mathrm{~V}$
IN2, IN3 (QFN) Voltage ..... $\pm 45 \mathrm{~V}$
OUT2 - IN2 Differential Voltage ..... $\pm 45 \mathrm{~V}$
OUT3 - IN3/BD Differential Voltage (MSOP) ..... $\pm 45 \mathrm{~V}$
OUT3 - IN3 Differential Voltage (QFN) ..... $\pm 45 \mathrm{~V}$
IN1, EN, UVLO1 (QFN) Voltage (Note 3) ..... 60V
IN1 Reverse Voltage ..... -0.3V
EN Pin Current ..... -1mA
IN3/BD (MSOP) Voltage ..... 30V
BD (QFN) Voltage ..... 30V
BOOST Pin Voltage ..... 50 V
B00ST Pin Above SW Pin. ..... 30V

## pIn CONFIGURATION

|  |  |
| :---: | :---: |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT3667EMSE\#PBF | LT3667EMSE\#TRPBF | 3667 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3667IMSE\#PBF | LT3667IMSE\#TRPBF | 3667 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3667HMSE\#PBF | LT3667HMSE\#TRPBF | 3667 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT3667EUDD\#PBF | LT3667EUDD\#TRPBF | LGFH | 24-Lead ( $3 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3667IUDD\#PBF | LT3667IUDD\#TRPBF | LGFH | 24-Lead $(3 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3667HUDD\#PBF | LT3667HUDD\#TRPBF | LGFH | 24-Lead $(3 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECTRICPLCHPRACTERISTCS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN} 1}=12 \mathrm{~V}$ unless otherwise noted. (Note 4)| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN1 }}$ Undervoltage Lockout (Note 6) | $\mathrm{V}_{\mathrm{IN} 2}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=0 \mathrm{~V}$ | $\bullet$ |  | 4 | 4.3 | V |
| $\mathrm{V}_{\text {IN1 }}$ Overvoltage Lockout |  | $\bullet$ | 40 | 42 | 44 | V |
| $\mathrm{V}_{\text {II2 } 2}$ Undervoltage Lockout (Note 6) | $\mathrm{V}_{\text {IN1 }}=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}=0 \mathrm{~V}$ | $\bullet$ |  | 4 | 4.3 | V |
| UVL01 Threshold Voltage | Pin Voltage Falling | $\bullet$ | 0.95 | 1 | 1.05 | V |
| UVL01 Pin Hysteresis |  |  |  | 75 |  | mV |
| UVL01 Pin Current | $\mathrm{V}_{\text {UVL01 }}=1 \mathrm{~V}$ |  |  | 1 | 30 | nA |
| Quiescent Current from IN1 | $\begin{aligned} & V_{E N}=0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=0 \mathrm{~V}, \text { Not Switching } \end{aligned}$ | $\bullet$ |  | $\begin{gathered} 0.01 \\ 13 \end{gathered}$ | $\begin{gathered} 1 \\ 30 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Current from IN2 | $\begin{aligned} & \mathrm{V}_{\text {EN }}=0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{gathered} 0.01 \\ 38 \end{gathered}$ | $\begin{gathered} 1 \\ 80 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Current from IN1 + IN2 | $\begin{aligned} & V_{E N}=0.3 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN2} 2}=5 \mathrm{~V}, \text { Not Switching } \end{aligned}$ | $\bullet$ |  | $\begin{gathered} 0.01 \\ 40 \end{gathered}$ | $\begin{gathered} 1 \\ 90 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Current from IN3 | $\begin{aligned} & V_{\text {EN }}=0.3 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {EN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{gathered} 0.01 \\ 25 \end{gathered}$ | $\begin{gathered} 1 \\ 60 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| EN Pin Current | $\mathrm{V}_{\text {EN }}=12 \mathrm{~V}$ |  |  | 0.6 | 2 | $\mu \mathrm{A}$ |
| EN Input Threshold |  |  | 0.3 |  | 1.1 | V |

Power Good Pins PG (MSOP), PG1, PG2, PG3 (QFN)

| Leakage Current | $V_{P G}=5 \mathrm{~V}, \mathrm{~V}_{\text {PG } 1 / 2 / 3}=5 \mathrm{~V}$ | 0.1 | 1 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: |
| Output Voltage Low | $\mathrm{IPG}_{\mathrm{PG}}=40 \mu \mathrm{~A}, \mathrm{IPG} 1 / 2 / 3=40 \mu \mathrm{~A}$ | $\bullet$ | 0.2 | 0.3 |
| Threshold as \% of $\mathrm{V}_{\text {FB }}$ (FB1, FB2, FB3) | Pin Voltage Falling | V |  |  |
|  | Pin Voltage Rising | 88 | 90 | 92 |
| PG1 Threshold Hysteresis | Measured at FB1 Pin | 108 | 110 | 112 |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN} 1}=12 \mathrm{~V}$ unless otherwise noted. (Note 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Regulator |  |  |  |  |  |  |
| Switching Frequency | $\begin{aligned} & \mathrm{R}_{\mathrm{T}}=37.4 \mathrm{k} \\ & \mathrm{R}_{\mathrm{T}}=102 \mathrm{k} \\ & \mathrm{R}_{\mathrm{T}}=487 \mathrm{k} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 1.8 \\ & 0.8 \\ & 220 \\ & \hline \end{aligned}$ | $\begin{gathered} 2.0 \\ 0.94 \\ 243 \end{gathered}$ | $\begin{aligned} & 2.1 \\ & 1.1 \\ & 275 \end{aligned}$ | MHz <br> MHz <br> kHz |
| Minimum Switch Off-Time |  | $\bullet$ |  | 120 | 170 | ns |
| Switch Current Limit (Note 7) | $5 \% \text { Duty Cycle, } \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1}=0 \mathrm{~V}$ $90 \% \text { Duty Cycle, } \mathrm{V}_{I N}=5 \mathrm{~V}, \mathrm{~V}_{\text {FB } 1}=0 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 600 \\ & 450 \end{aligned}$ | $\begin{aligned} & 750 \\ & 550 \end{aligned}$ | $\begin{aligned} & 950 \\ & 750 \end{aligned}$ | mA mA |
| Switch $\mathrm{V}_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW }}=200 \mathrm{~mA}$ |  |  | 300 |  | mV |
| DA Pin Current to Stop Switching |  | $\bullet$ | 420 | 500 | 650 | mA |
| Switch Leakage Current | $\mathrm{V}_{\text {SW }}=0 \mathrm{~V}$ |  |  | 0.05 | 2 | $\mu \mathrm{A}$ |
| Boost Schottky Diode Forward Voltage | $\mathrm{I}_{\text {BOOSTDIODE }}=50 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{NC}, \mathrm{V}_{\text {BOOST }}=0 \mathrm{~V}$ |  |  | 900 |  | mV |
| Boost Schottky Diode Reverse Leakage | $\mathrm{V}_{\text {REVERSE }}=12 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=$ NC |  |  | 0.04 | 4 | $\mu \mathrm{A}$ |
| Minimum Boost Voltage (Note 8) |  | $\bullet$ |  | 1.7 | 2.5 | V |
| BOOST Pin Current | $\mathrm{I}_{\text {SW }}=200 \mathrm{~mA}, \mathrm{~V}_{\text {BOOST }}=15 \mathrm{~V}$ |  |  | 10 | 16 | mA |
| Feedback Voltage (FB1) |  | $\bullet$ | $\begin{aligned} & 1.188 \\ & 1.176 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.212 \\ & 1.224 \end{aligned}$ | mV |
| FB1 Pin Bias Current | Pin Voltage $=1.2 \mathrm{~V}$ | $\bullet$ |  | 0.1 | 20 | nA |
| Reference Voltage Line Regulation | $4.2 \mathrm{~V}<\mathrm{V}_{\text {IN } 1}<40 \mathrm{~V}$ |  |  | 0.001 | 0.005 | \%/V |
| SYNC High Level Input Voltage SYNC Low Level Input Voltage |  | $\bullet$ | 1.2 |  | 0.5 | V |
| SYNC Input Frequency |  |  | 0.3 |  | 2.2 | MHz |

## Each LDO Regulator

| Minimum Input Voltage | $\mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}$ | $\bullet$ |  | 1.6 | 2.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage (FB2/FB3) | $\begin{aligned} & \mathrm{V}_{\text {IN }}=2.2 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA} \\ & 2.2 \mathrm{~V}<\mathrm{V}_{\text {IN }}<15 \mathrm{~V}, 1 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<200 \mathrm{~mA} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 792 \\ & 784 \end{aligned}$ | 800 | $\begin{aligned} & 808 \\ & 816 \end{aligned}$ | mV mV |
| Load Regulation (Note 12) | $\mathrm{V}_{\text {IN }}=2.2 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 200 mA | $\bullet$ |  | 0.2 | 5 | mV |
| Reference Voltage Line Regulation (Note 12) | $2.2 \mathrm{~V}<\mathrm{V}_{\text {IN } 2,3}<45 \mathrm{~V}$ |  |  | 0.005 | 0.01 | \%/V |
| Dropout Voltage (Notes 9, 10), $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT(NOMINAL }}$ | $\begin{aligned} & l_{\text {LOAD }}=1 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{LOAD}}=1 \mathrm{~mA} \end{aligned}$ | $\bullet$ |  | 70 | $\begin{aligned} & 165 \\ & 210 \end{aligned}$ | mV mV |
|  | $\begin{aligned} & I_{\text {LOAD }}=50 \mathrm{~mA} \\ & I_{\text {LOAD }}=50 \mathrm{~mA} \\ & \hline \end{aligned}$ | $\bullet$ |  | 230 | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ | mV mV |
|  | $\begin{array}{\|l\|} \hline I_{\text {LOAD }}=100 \mathrm{~mA} \\ \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA} \end{array}$ | $\bullet$ |  | 280 | $\begin{aligned} & 400 \\ & 450 \end{aligned}$ | mV mV |
|  | $\begin{array}{\|l\|} \hline I_{\text {LOAD }}=200 \mathrm{~mA} \\ \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA} \end{array}$ | $\bullet$ |  | 340 | $\begin{aligned} & 650 \\ & 750 \end{aligned}$ | mV mV |
| GND Pin Current, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT(NOMINAL) }}+0.6 \mathrm{~V}$ (Notes 10, 11) | $\begin{aligned} & l_{\text {LOAD }}=0 \mathrm{~mA} \\ & l_{\text {LOAD }}=50 \mathrm{~mA} \\ & l_{\text {LOAD }}=200 \mathrm{~mA} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ |  | $\begin{gathered} \hline 40 \\ 1 \\ 5 \end{gathered}$ | 90 2 10 | $\mu \mathrm{A}$ mA mA |
| Quiescent Current $\mathrm{I}_{\text {IN2 }}$ with LDO2 Disabled <br> Quiescent Current I IN3 with LDO3 Disabled (QFN) <br> Quiescent Current $I_{\text {IN3/BD }}$ with LD03 Disabled (MSOP) | $\begin{aligned} & V_{\text {IN1 }}=0 V, V_{\text {IN2 }}=12 V, V_{\text {EN2/LIM2 }}=2 \mathrm{~V} \\ & V_{\text {IN1 }}=16 V, V_{\text {IN3 }}=12 V, V_{\text {EN3/LIM } 3}=2 \mathrm{~V} \\ & V_{\text {IIN } 1}=16 \mathrm{~V}, V_{\text {IN3/BD }}=12 V, V_{\text {EN3/ILIM }}=2 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 13 \\ & 0.2 \\ & 1.2 \end{aligned}$ | $\begin{gathered} \hline 20 \\ 1 \\ 2 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| FB2 Pin Bias Current (Note 12) <br> FB3 Pin Bias Current (Note 12) | $\begin{aligned} & V_{\text {IN2 } 2}=12 \mathrm{~V} \\ & V_{\text {IN3 }}=12 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & -3 \\ & -3 \end{aligned}$ | $\begin{aligned} & \pm 40 \\ & \pm 40 \end{aligned}$ | nA <br> nA |
| Ripple Rejection (Note 12) | $\begin{aligned} & \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}(\text { Avg }), \mathrm{V}_{\text {RIPPLE }}=0.5 \mathrm{~V}_{\text {P-P }} \\ & \mathrm{f}_{\text {RIPPLE }}=120 \mathrm{~Hz}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA} \end{aligned}$ |  | 60 | 85 |  | dB |

ELECTRICAL CHARACTERISTICS The edenotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{IN} 1}=12 \mathrm{~V}$ unless otherwise noted. (Note 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reverse Output Current (Note 13) | $\begin{aligned} & V_{\text {OUT2 }}=1.2 \mathrm{~V}, V_{\text {IN1 }}=V_{\text {IN2 }}=V_{\text {IN3 }}=0 \mathrm{~V} \\ & V_{\text {OUT3 }}=1.2 \mathrm{~V}, V_{\text {IN1 }}=V_{\text {IN2 }}=V_{\text {IN3 }}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Input Reverse Leakage Current LDO2 Input Reverse Leakage Current LDO3 (QFN) | $\begin{aligned} & V_{\text {IN2 }}=-45 \mathrm{~V}, V_{\text {IN1 }}=V_{\text {IN3 }}=V_{\text {OUT2 }}=0 \mathrm{~V} \\ & V_{\text {IN3 }}=-45 \mathrm{~V}, V_{\text {IN1 }}=V_{\text {IN2 }}=V_{\text {OUT3 }}=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  |  | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Internal Current Limit (Note 12) | $\mathrm{V}_{\text {IN2 }}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=0 \mathrm{~V}$, EN2/ILIM2 Pin Grounded |  | 300 |  |  | mA |
|  | $\Delta \mathrm{V}_{\text {OUT2 }}=-5 \%$ | $\bullet$ | 220 |  |  | mA |
|  | $\mathrm{V}_{\text {IN3 }}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT3 }}=0 \mathrm{~V}$, EN3/LLIM3 Pin Grounded |  |  | 300 |  | mA |
|  | $\Delta \mathrm{V}_{\text {OUT3 }}=-5 \%$ | $\bullet$ | 220 |  |  | mA |
| Externally Programmed Current Limit | $\begin{aligned} & R_{\text {EN/LIM }}=31.6 \mathrm{k}, V_{\text {OUT2/3 }}=5 \mathrm{~V}, V_{\text {IIN2/3 }} \geq 5.6 \mathrm{~V} \\ & R_{\text {ENILIIM }}=6.19 \mathrm{k}, V_{\text {OUT2/3 }}=5 \mathrm{~V}, V_{\text {III2 } / 3} \geq 5.6 \mathrm{~V} \\ & R_{\text {ENILIIM }}=6.19 \mathrm{k}, V_{\text {OUT2/3/ }}=5 \mathrm{~V}, 5.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN2/3 }} \leq 15 \mathrm{~V} \\ & R_{\text {EN/LIIM }}=1.54 \mathrm{k}, V_{\text {OUT2/3 }}=5 \mathrm{~V}, 5.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN2/3 }} \leq 15 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 9.5 \\ 47 \\ 48.45 \\ 181 \end{gathered}$ | $\begin{gathered} 10 \\ 51 \\ 51 \\ 197 \end{gathered}$ | $\begin{gathered} 10.5 \\ 55 \\ 53.55 \\ 215 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| LDO Disable Threshold | $\mathrm{V}_{\text {EN/LIM }}$ Rising |  | 0.9 | 1 | 1.2 | V |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: Positive currents flow into pins, negative currents flow out of pins. Minimum and maximum values refer to absolute values.
Note 3: Absolute maximum voltage at the IN1, UVL01 and EN pins is 60 V for nonrepetitive 1 second transients, and 40V for continuous operation.
Note 4: The LT3667E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3667I is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. The LT3667H is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range.
Note 5: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed the maximum operating junction temperature when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 6: This is the voltage necessary to keep the internal bias circuitry in regulation.

Note 7: Current limit guaranteed by design and/or correlation to static test. Slope compensation reduces current limit at higher duty cycles.
Note 8: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the switch.
Note 9: Dropout voltage is the minimum input-to-output voltage differential needed for an LDO to maintain regulation at a specified output current. When an LDO is in dropout, its output voltage will be equal to $V_{\text {IN }}-V_{\text {DROP. }}$
Note 10: To satisfy minimum input voltage requirements, the LT3667 is tested and specified for these conditions with an external resistor divider ( 80.6 k bottom, 422 k top) which sets $\mathrm{V}_{\text {OUT }}$ to 5 V . The external resistor divider adds $9.93 \mu \mathrm{~A}$ of DC load on the output. This external current is not factored into GND pin current.
Note 11: GND pin current is tested with $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT(NOMINAL) }}+0.6 \mathrm{~V}$ and a current source load. GND pin current increases in dropout.
Note 12: The LT3667 is tested and specified for these conditions with FB2 (FB3) pin connected to the OUT2 (OUT3) pin.
Note 13: Reverse output current is tested with the IN2 (IN3) pin grounded and the OUT2 (OUT3) pin forced to the rated output voltage. This current flows into the OUT2 (OUT3) pin and out of the GND pin.

## LT3667

TYPICAL PGRFORMARCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ}$, unless onemerise noted.


TYPICAL PGRFORMANCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


## LT3667

## TYPICAL PGRFORMARCE CHARACTERISTICS $\mathrm{T}_{A}=25^{\circ}$, unless onterusise noted.



TYPICAL PGRFORMAOCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


## LT3667

TYPICAL PGRFORMARCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ}$, unless onterwiss noted.


## LDOs: <br> Channel-to-Channel Isolation


$V_{\text {IN2/3 }}=6 \mathrm{~V}, \mathrm{~V}_{\text {OUT2/3 }}=5 \mathrm{~V}$
$\mathrm{C}_{\text {IN2/3 }}=\mathrm{C}_{\text {OUT } 2 / 3}=10 \mu \mathrm{~F}$
LDOs: External Current Limit, $\mathrm{R}_{\text {EN/LIM }}=6.19 \mathrm{k}$


LDOs:
Transient Response


LDOs: External Current Limit,
$\mathrm{R}_{\mathrm{EN} / \mathrm{LIM}}=31.6 \mathrm{k}$


3667 G40

## PIn FUNCTIONS (msop/afen)

SW (Pin 1/Pin 24): The SW pin is the output of the internal power switch. Connect this pin to the inductor, the catch diode and the boost capacitor.

BOOST (Pin 2/Pin 1): This pin is used to provide a drive voltage, higherthan the inputvoltage, to the internal bipolar NPN power switch of the switching regulator. Connect a capacitor (typically $0.22 \mu \mathrm{~F}$ ) between BOOST and SW.
SYNC (Pin 2, QFN Only): This is the external clock synchronization input. Ground this pin for low ripple Burst Mode operation at low output loads. Tie to a clock source for synchronization. Refer to Synchronization section in Applications Information for more details.

EN (Pin 3/Pin 3): The EN pin is used to put the LT3667 in shutdown mode. Tie to ground to shut down the LT3667. Tie to 1 V or more for normal operation. If the EN pin is to be pulled below ground, use a series resistor to limit the pin current to 1 mA .

RT (Pin 4/Pin 4): Oscillator Resistor Input. Connect a resistor from this pin to ground to set the switching frequency.
BD (Pin 5, QFN Only): This pin connects to the anode of the internal boost diode. This pin also supplies current to the LT3667's internal regulator when BD is above 3.2V.

OUT3 (Pin 6/Pin 7), OUT2 (Pin 10/Pin 14): These are the outputs of the two LDOs. Stability requirements demand a minimum $2.2 \mu \mathrm{~F}$ ceramic output capacitor to prevent oscillations.

FB3 (Pin 7/Pin 8), FB2 (Pin 9/Pin 13): The two LDOs of the LT3667 regulate the FB2 and FB3 pins to 0.8 V . Connect the feedback resistor divider taps to these pins.

FB1 (Pin 8/Pin 10): The switching regulator of the LT3667 regulates the FB1 pin to 1.2 V . Connect the feedback resistor divider tap to this pin.
PG1 (Pin 9, QFN Only): The PG1 pin is the open-drain output of an internal window comparator. PG1 remains low until the FB 1 pin is within $\pm 10 \%$ of its final regulation
voltage. PG1 output is valid when $\mathrm{V}_{\text {IN1 }}$ or $\mathrm{V}_{\text {IN2 }}$ are above the minimum input voltage and EN is high.
IN2 (Pin 11/Pin 15), IN3/BD (Pin 5, MSOP), IN3 (Pin 6, QFN): These pins are the inputs of the two LDOs. IN3/BD also connects to the anode of the internal boost diode and also supplies current to the LT3667's internal regulator when IN3/BD is above 3.2 V .

PG2 (Pin 11, QFN Only): The PG2 pin is the open-drain output of an internal window comparator. PG2 remains low until the FB 2 pin is within $\pm 10 \%$ of its final regulation voltage. PG2 output is valid when $\mathrm{V}_{\text {IN1 }}$ or $\mathrm{V}_{\text {IN2 }}$ are above the minimum input voltage and EN is high.

EN2/ILIM2 (Pin 12/Pin 16), EN3/ILIM3 (Pin 13/Pin 17): Precision current limit programming pins. They connect to collectors of current mirror PNPs which are 1/799th the size of the output power PNPs of the two LDOs. These pins are also the inputs to the current limit amplifiers. Current limit thresholds are set by connecting resistors between the EN2/ILIM2 pin and GND and between the EN3/ILIM3 pin and GND. Stability requirements demand 47nF capacitors in parallel to these resistors. For detailed information on how to set the pin resistor values, see the Operation section. If any of these pins is not used, tie it to GND. To disable an LDO, pull its EN/ILIM pin above 1.2V.
PG3 (Pin 12, QFN Only): The PG3 pin is the open-drain output of an internal window comparator. PG3 remains low until the FB 3 pin is within $\pm 10 \%$ of its final regulation voltage. PG3 output is valid when $\mathrm{V}_{\text {IN1 }}$ or $\mathrm{V}_{\text {IN2 }}$ are above the minimum input voltage and EN is high.
PG (Pin 14/Pin 18): The PG pin is the open-drain output of an internal window comparator. PG remains low until the $F B 1, F B 2$, and $F B 3$ pin are within $\pm 10 \%$ of their final regulation voltages. PG output is valid when $\mathrm{V}_{\mathbf{I N} 1}$ or $\mathrm{V}_{\text {IN2 }}$ are above the minimum input voltage and EN is high.

## LT3667

## PIn fUnCTIONS (msop/afen)

IN1 (Pin 15/Pin 20): The IN1 pin supplies current to the internal regulator and to the internal power switch. This pin must be locally bypassed.
DA (Pin 16/Pin 23): Connect the anode of the catch diode (D1 in Block Diagrams) to this pin. Internal circuitry senses the current through the catch diode providing frequency foldback in overload conditions.

GND (Exposed Pad Pin 17/Exposed Pad Pin 25): This is the ground of all internal circuitry, as well as the power ground used by the catch diode (D1). The exposed pad must be soldered to the PCB.

UVL01 (Pin 19, QFN Only): The precise 1V threshold voltage of this pin can function as an accurate undervoltage lockout (UVLO). The switching regulator only operates when the voltage at the UVL01 pin exceeds this threshold. The LDOs are not affected by this pin.
NC (Pins 21, 22, QFN only): These pins are not connected internally and can be left floating or tied to ground.

## BLOCK DIAGRAM (msop)



## LT3667

BLOCK DIAGRAM (afi)


## OPERATION

The LT3667 combines a 400 mA buck switching regulator and two 200 mA low dropout linear regulators. Operation is best understood by referring to the Block Diagrams.

The buck regulator part is a constant frequency, current mode step-down regulator. An oscillator, with frequency set by $R_{T}$, sets an RS flip-flop, turning on the internal power switch. An amplifier and comparator monitor the current flowing between the IN1 and SW pins, turning the switch off when this current reaches a level determined by the voltage at VC. An error amplifier measures the output voltage through an external resistor divider tied to the FB1 pin and servos the VC node. If the error amplifier's output increases, more current is delivered to the output; if it decreases, less current is delivered.
Another comparator monitors the current flowing through the catch diode and reduces the operating frequency when the current exceeds the 500 mA bottom current limit. This foldback in frequency helps to control the output current in fault conditions such as a shorted output with high input voltage. Maximum deliverable current to the output is therefore limited by both switch current limit and catch diode current limit.

An internal regulator provides power to the control circuitry. The bias regulator normally draws power from the IN1 pin, but if the IN3/BD (MSOP) or BD (QFN) pin is connected to an external voltage higher than 3.2 V , bias power will be drawn from the external source (typically the regulated output voltage). This improves efficiency.

The switch driver operates from either IN1 or from the BOOST pin. An external capacitor is used to generate a voltage at the BOOST pin that is higher than the input supply. This allows the driver to fully saturate the internal NPN power switch for efficient operation.

To further optimize efficiency, the LT3667 automatically switches to Burst Mode operation in light load situations. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current to $50 \mu \mathrm{~A}$ (including the current drawn by the LDOs).

The switching regulator has an overvoltage protection feature which disables switching action when IN1 goes above 42V (typical) during transients. It can then safely sustain transient input voltages up to 60V.

The switching regulator can also be separately shut down via the UVL01 pin, which can be used to implement a programmable undervoltage lockout with an external resistive divider.

The LDO blocks are micropower, low noise 200mA linear regulators with low dropout voltage and current limit, which provide fast transient response with minimum low ESR $2.2 \mu \mathrm{~F}$ ceramic output capacitors. Each output current limit can be programmed individually with a single resistor, and pulling the EN2/LLIM2 or EN3/ILIM3 pin high shuts down the corresponding LDO. Internal protection circuitry includes reverse-battery protection, reverseoutput protection, reverse-current protection, and current limit with foldback.
The internal reference voltage circuitry is supplied by the IN1 and IN2 pins. This allows the LDO at IN2 to run independently and supply the switching regulator with its output OUT2.
The EN pin is used to place the LT3667 in shutdown, thereby reducing the input current to less than $1 \mu \mathrm{~A}$.

The LT3667 contains three power good window comparators that indicate whether the output voltages are within $\pm 10 \%$ of their nominal value. The outputs of these comparators are open-drain transistors which are off when their corresponding output is in regulation, allowing external resistors to pull the power good pins high. The PG pin provides a combined power good signal, while the QFN package additionally allows access to the individual power good signals through pins PG1, PG2 and PG3. Power good is valid if the LT3667 is enabled and IN1 or IN2 are above their minimum input voltages.
Internal thermal limiting protects the LT3667 during overload conditions.

## APPLICATIONS INFORMATION

## SWITCHING REGULATOR

## FB1 Resistor Network

The switching regulator output voltage of the LT3667 is programmed with a resistor divider between the output of the switching regulator and the FB1 pin. Choose the resistor values according to:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{0 \mathrm{OT} 1}}{1.2 \mathrm{~V}}-1\right)
$$

Reference designators refer to the Block Diagram of the LT3667.1\% resistors are recommended to maintain output voltage accuracy. Note that choosing larger resistors will decrease the quiescent current of the application circuit.

## Setting the Switching Frequency

The LT3667 regulators use a constant frequency PWM architecture that can be programmed to switch from 250 kHz to 2.2 MHz by using a resistor tied from the RT pin to ground. Table 1 shows the necessary $\mathrm{R}_{\top}$ value for a desired switching frequency.

Table 1: Switching Frequency vs $R_{T}$ Value

| SWITCHING FREQUENCY (MHz) | $\mathbf{R}_{\mathbf{T}}$ VALUE (kß) |
| :---: | :---: |
| 0.25 | 475 |
| 0.3 | 383 |
| 0.4 | 274 |
| 0.5 | 215 |
| 0.6 | 174 |
| 0.8 | 124 |
| 1 | 95.3 |
| 1.2 | 75 |
| 1.4 | 61.9 |
| 1.6 | 51.1 |
| 1.8 | 43.2 |
| 2 | 37.4 |
| 2.2 | 32.4 |

## Operating Frequency Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size, minimum dropout voltage, and maximum input voltage. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency, lower maximum input voltage, and higher dropout voltage. The highest acceptable switching frequency (fsw(MAX)) for a given application can be calculated as follows:

$$
\mathrm{f}_{\mathrm{SW}(\mathrm{MAX})}=\frac{\mathrm{V}_{\mathrm{OUT1} 1}+\mathrm{V}_{\mathrm{D}}}{\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}\left(\mathrm{V}_{\mathrm{IN} 1}-\mathrm{V}_{\mathrm{SW}}+\mathrm{V}_{\mathrm{D}}\right)}
$$

where $\mathrm{V}_{\text {IN1 }}$ is the typical input voltage, $\mathrm{V}_{\text {OUT1 }}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop $(\sim 0.5 \mathrm{~V})$ and $\mathrm{V}_{S W}$ is the internal switch drop ( $\sim 0.5 \mathrm{~V}$ at max load). This equation shows that slower switching frequency is necessary to accommodate high $\mathrm{V}_{\text {IN1 }} / \mathrm{V}_{\text {OUT1 }}$ ratio.
Lower frequency also allows a lower dropout voltage. Input voltage range depends on the switching frequency because the LT3667 switch has finite minimum on and off times. The switch can turn on for a minimum of $\sim 150 \mathrm{~ns}$ and turn off for a minimum of $\sim 170 \mathrm{~ns}$ (note that the minimum ontime is a strong function of temperature). The minimum and maximum duty cycles that can be achieved taking minimum on and off times into account are:

$$
\begin{aligned}
& D C_{\text {MIN }}=f_{S W} \bullet t_{O N(M I N)} \\
& D C_{M A X}=1-f_{S W} \bullet \mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}
\end{aligned}
$$

where $f_{S W}$ is the switching frequency, $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is the minimum switch on-time ( $\sim 150 \mathrm{~ns}$ ), and $\mathrm{t}_{0 \text { FF(MIIN) }}$ is the minimum switch off-time ( $\sim 170 \mathrm{~ns}$ ). These equations show that the duty cycle range increases when the switching frequency is decreased.

A good choice of switching frequency should allow an adequate input voltage range (see Input Voltage Range section) and keep the inductor and capacitor values small.

## APPLICATIONS INFORMATION

## Input Voltage Range

The minimum input voltage is determined by either the LT3667's minimum operating voltage of 4.3 V or by its maximum duty cycle (as discussed in the previous section). The minimum input voltage due to duty cycle is:

$$
V_{\left.\mathrm{INT}_{1(\mathrm{MIN})}\right)}=\frac{\mathrm{V}_{0 U T 1}+V_{D}}{1-\mathrm{f}_{\mathrm{SW}} \mathrm{t}_{\text {OFF(MIN })}}-V_{D}+V_{\mathrm{SW}}
$$

where $\mathrm{V}_{\text {IN(MIN) }}$ is the minimum input voltage, $\mathrm{V}_{\text {OUT1 }}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop $(\sim 0.5 \mathrm{~V})$, $\mathrm{V}_{\mathrm{SW}}$ is the internal switch drop ( $\sim 0.5 \mathrm{~V}$ at maximum load), $\mathrm{f}_{\mathrm{S}}$ w is the switching frequency, and $\mathrm{t}_{0 \mathrm{FF}(\mathrm{MIN})}$ is the minimum switch off-time ( $\sim 170 \mathrm{~ns}$ ). Note that a higher switching frequency will increase the minimum input voltage. If a lower dropout voltage is desired, a lower switching frequency should be used.
The highest allowed $\mathrm{V}_{\text {IN1 }}$ during normal operation ( $\mathrm{V}_{\text {IN1 (OP-MAX) }}$ ) is limited by minimum duty cycle and is given by:

$$
V_{\text {INI(OP-MAX) }}=\frac{V_{O U T 1}+V_{D}}{f_{S W} \bullet t_{\text {ON(MIN })}}-V_{D}+V_{S W}
$$

where $\mathrm{V}_{\text {OUT1 }}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop $(\sim 0.5 \mathrm{~V})$, $\mathrm{V}_{\text {SW }}$ is the internal switch drop $(\sim 0.5 \mathrm{~V}$ at maximum load), $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency, and $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is the minimum switch on-time ( $\sim 150 \mathrm{~ns}$ ).
However, the LT3667 will tolerate inputs up to the absolute maximum ratings of the $\mathrm{V}_{\text {IN1 }}$ and BOOST pins, regardless of the chosen switching frequency. During such transients where $\mathrm{V}_{\text {IN } 1}$ is higher than $\mathrm{V}_{\text {IN1 (OP-mAX) }}$, the part will skip pulses to maintain output regulation. The output voltage ripple and inductor current ripple will be higher than in normal operation. Input voltage transients of up to 60 V are also safely withstood, though the LT3667 stops switching while $\mathrm{V}_{\text {IN1 }}>\mathrm{V}_{\text {OVLO }}$ (overvoltage lockout, 42V typical), allowing the output to fall out of regulation.

During start-up, short-circuit, or other overload conditions the inductor peak current might reach and even exceed the maximum current limit of the LT3667, especially in those cases where the switch already operates at minimum ontime. The catch diode current limit circuitry prevents the switch from turning on again if the inductor valley current is above 500 mA nominal.

## Inductor Selection and Maximum Output Current

For a given input and output voltage, the inductor value and switching frequency will determine the ripple current, which increases with higher $\mathrm{V}_{\text {IN1 }}$ or $\mathrm{V}_{\text {OUT1 }}$ and decreases with higher inductance and higher switching frequency.

A good first choice for the inductor value is:

$$
\mathrm{L}=\left(\mathrm{V}_{\text {OUT } 1}+\mathrm{V}_{\mathrm{D}}\right) \cdot \frac{2.4}{\mathrm{f}_{\mathrm{SW}}}
$$

where $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency in $\mathrm{MHz}, \mathrm{V}_{\text {OUT1 }}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop ( $\sim 0.5 \mathrm{~V}$ ) and L is the inductor value in $\mu \mathrm{H}$. The inductor's RMS current rating must be greater than the maximum load current and its saturation current should be about $30 \%$ higher. For robust operation in fault conditions (start-up or short-circuit) and high input voltage ( $>30 \mathrm{~V}$ ), the saturation current should be above 900 mA . To keep the efficiency high, the series resistance (DCR) should be less than $0.3 \Omega$, and the core material should be intended for high frequency applications. Table 2 lists several vendors.

Table 2. Inductor Vendors

| VENDOR | URL |
| :--- | :--- |
| Coilcraft | www.coilcraft.com |
| Sumida | www.sumida.com |
| Toko | www.tokoam.com |
| Würth Elektronik | www.we-online.com |
| Coiltronics | www.cooperet.com |
| Murata | www.murata.com |

## APPLICATIONS INFORMATION

This simple design guide will not always result in the optimum inductor selection for a given application. As a general rule, lower output voltages and higher switching frequency will require smaller inductor values. If the application requires less than 400 mA load current, then a lesser inductor value may be acceptable. This allows the use of a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. However, the inductance should in general not be smaller than $10 \mu \mathrm{H}$.
Be aware that if the inductance differs from the simple rule above, then the maximum load current will depend on input voltage. In addition, low inductance may result in discontinuous mode operation, which further reduces maximum load current. For details of maximum output current and discontinuous mode operation, see Linear Technology's Application Note 44. Finally, for duty cycles greaterthan $50 \%\left(V_{\text {OUT1 }} / V_{\text {IN1 }}>0.5\right)$, a minimum inductance is required to avoid sub-harmonic oscillations:

$$
\mathrm{L}_{\text {MIN }}=\left(\mathrm{V}_{\text {OUT1 } 1}+\mathrm{V}_{\mathrm{D}}\right) \cdot \frac{2}{\mathrm{f}_{\text {SW }}}
$$

where $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency in $\mathrm{MHz}, \mathrm{V}_{0 U T 1}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop $(\sim 0.5 \mathrm{~V})$ and $L_{\text {MIN }}$ is the inductor value in $\mu \mathrm{H}$.

## Catch Diode

The catch diode (D1 from block diagram) conducts current only during switch off-time. Use a 1A Schottky diode for best performance.

Peak reverse voltage is equal to $\mathrm{V}_{\text {IN } 1}$ if it is below the overvoltage protection threshold. This feature keeps the switch off for $\mathrm{V}_{\mathrm{IN} 1}>0 \mathrm{VLO}$ (44V maximum). For inputs up to the maximum operating voltage of 40 V , use a diode with a reverse voltage rating greater than the input voltage. If transients atthe input of up to 60 V are expected, use a diode with a reverse voltage rating only higher than the maximum OVLO of 44 V . If operating at high ambient temperatures, consider using a Schottky with low reverse leakage. For example, Diodes Inc. SBR1U40LP or DFLS160, ON Semi MBRM140, and Central Semiconductor CMMSH1-60 are good choices for the catch diode.

## Input Capacitor

Bypass the input of the LT3667 circuit with a ceramic capacitor of X7R or X5R type. Y5V types have poor performance over temperature and applied voltage, and should not be used. A $1 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$ ceramic capacitor is adequate to bypass the LT3667 and will easily handle the ripple current. Note that a larger input capacitance is required when a lower switching frequency is used (due to longer on-times). If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor. Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT3667 and to force this very high frequency switching current into a tight local loop, minimizing EMI. A $1 \mu \mathrm{~F}$ capacitor is capable of this task, but only if it is placed close to the LT3667 (see the PCB Layout section). A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT3667. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT3667 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT3667's voltage rating. This situation is easily avoided (see the Hot Plugging Safely section).

## Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT3667 to produce the DC output. In this role it determines the output ripple, and low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the switching regulator's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. A good starting value is:

$$
\mathrm{C}_{\text {OUT } 1}=\frac{50}{\mathrm{~V}_{\text {OUT } 1} \bullet \mathrm{f}_{\mathrm{SW}}}
$$

## APPLICATIONS INFORMATION

where $\mathrm{f}_{\mathrm{SW}}$ is in MHz , and $\mathrm{C}_{0 \mathrm{UT} 1}$ is the recommended output capacitance in $\mu$ F. Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value capacitor if combined with a phase lead capacitor (typically 22 pF ) between the output and pin FB1. Note that a larger phase lead capacitor should be used with a large output capacitor. A lower value of output capacitor can be used to save space and cost but transient performance will suffer.
When choosing a capacitor, look carefully through the data sheet to find out what the actual capacitance is under operating conditions (applied voltage and temperature). A physically larger capacitor, or one with a higher voltage rating, may be required. Table 3 lists several capacitor vendors.

Table 3: Capacitor Vendors

| VENDOR | URL |
| :--- | :--- |
| Panasonic | www.panasonic.com |
| Kemet | www.kemet.com |
| Sanyo | www.sanyovideo.com |
| Murata | www.murata.com |
| AVX | www.avxcorp.com |
| Taiyo Yuden | www.taiyo-yuden.com |

## Audible Noise

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can sometimes cause problems when used with the LT3667 due to their piezoelectric nature. When in Burst Mode operation, the LT3667's switching frequency depends on the load current, and at very light loads the LT3667 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT3667 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output.

## Low Ripple Burst Mode Operation

To enhance efficiency at light loads, the LT3667 operates in low ripple Burst Mode operation which keeps the output capacitor charged to the proper voltage while minimizing the input quiescent current. During Burst Mode operation, the LT3667 delivers single cycle bursts of current to the output capacitor followed by sleep periods where the output power is delivered to the load by the output capacitor. Because the LT3667 delivers power to the output with single, low current pulses, the output ripple is kept below 5 mV for a typical application. As the load current decreases towards a no load condition, the percentage of time that the LT3667 operates in sleep mode increases and the average input current is greatly reduced resulting in high efficiency even at very low loads. Note that during Burst Mode operation, the switching frequency will be lower than the programmed switching frequency.

At higher output loads (above ~50mA for the front page application) the LT3667 will be running at the frequency programmed by the $\mathrm{R}_{\mathrm{T}}$ resistor, and will be operating in standard PWM mode. The transition between PWM and low ripple Burst Mode operation is seamless, and will not disturb the output voltage.


FRONT PAGE APPLICATION
Figure 1. Burst Mode Operation

## APPLICATIONS INFORMATION

## BOOST and BD, IN3/BD Pin Considerations

Capacitor C 2 and the internal boostSchottky diode (see the Block Diagram) are used to generate a boost voltage that is higher than the input voltage. In most cases a $0.22 \mu \mathrm{~F}$ capacitor will work well. Figure 2 shows two ways to arrange the boost circuit. The BOOST pin must be more than 1.9 V above the SW pin for best efficiency. For outputs of 2.2 V and above, the standard circuit (Figure 2a) is best. For outputs between 2.2 V and 2.5 V , use a $0.47 \mu \mathrm{~F}$ boost capacitor. For output voltages below 2.2 V , the boost diode can be tied to the input (Figure 2b), or to another external supply greater than 2.2V. However, the circuit in Figure 2a is more efficient because the BOOST pin current and BD pin quiescent current come from a lower voltage source. Also, be sure that the maximum voltage ratings of the BOOST and BD pins are not exceeded.

The minimum operating voltage of an LT3667 application is limited by the minimum input voltage (4.3V) and by the maximum duty cycle as outlined in a previous section. For proper start-up, the minimum input voltage is also limited by the boost circuit. If the input voltage is ramped slowly, the boost capacitor may not be fully

charged. Because the boost capacitor is charged with the energy stored in the inductor, the circuit relies on some minimum load current to get the boost circuit running properly. This minimum load depends on input and output voltages, and on the arrangement of the boost circuit. The minimum load generally goes to zero once the circuit has started. Figure 3 shows a plot of minimum load to start and to run as a function of input voltage. In many cases the discharged output capacitor will present a load to the switcher, which will allow it to start. The plots show the worst-case situation where $\mathrm{V}_{\text {IN1 }}$ is ramping very slowly. For lower start-up voltage, the boost diode can be tied to $\mathrm{V}_{\text {IN1 }}$; however, this restricts the input range to one-half of the absolute maximum rating of the BOOST pin.


Figure 3. The Minimum Input Voltage Depends on Output Voltage, Load Current and Boost Circuit

Figure 2. Two Circuits for Generating the Boost Voltage

## APPLICATIONS INFORMATION

## Synchronization (QFN Only)

Synchronizing the oscillator of the LT3667 to an external frequency can be done by connecting a digital clock signal to the SYNC pin. The LT3667 then synchronizes its SW node to the rising edge of this clock signal, as shown in Figure 4. The square wave amplitude should have valleys that are below 0.5 V and peaks that are above 1.2 V (up to 6 V ), and its on-time and off-time should not fall below 50 ns . There is a time delay of typically 280 ns between the rising edge of SYNC and the rising edge of SW which is in part caused by the minimum switch off-time. The falling edge of SW is sensitive to the falling edge of SYNC, it is therefore recommended to adjust the duty cycle of the SYNC clock signal accordingly to keep its on-time as short as possible. Alternatively, AC coupling as shown in Figure 5 can be used to shorten the clock signal's on-time.


Figure 4. Synchronization Waveforms


Figure 5. Example of AC Coupling of SYNC Clock Signal
The LT3667 still enters Burst Mode operation at low output loads while synchronized to an external clock, but the burst pulses are synchronized to that clock signal. If synchronization is not needed, the SYNC pin should be grounded. It may also be tied to a voltage above 1.2 V (logic high), but note that there is an internal 4M resistor
from SYNC to ground which will draw current.
The LT3667 may be synchronized over a 300 kHzto 2.2 MHz range. The $\mathrm{R}_{\top}$ resistor should bechosen to setthe switching frequency $20 \%$ below the lowest synchronization input. For example, if the synchronization signal is $360 \mathrm{kHz}, \mathrm{R}_{\top}$ should be chosen for 300 kHz . Since $R_{T}$ also sets the slope compensation which avoids subharmonic oscillations, the minimum inductor value must be calculated using the frequency determined by $\mathrm{R}_{\mathrm{T}}$.

## UVL01 Pin (QFN Only)

The switching regulator part of the LT3667 can be independently disabled via the UVL01 pin. The falling threshold of the UVL01 comparator is 1 V , with a 75 mV hysteresis. The UVL01 pin has no effect if $\mathrm{V}_{\text {IN1 }}$ and $\mathrm{V}_{\text {IN2 }}$ are below 4.3 V , because then the internal undervoltage lockout keeps the LT3667 shut down anyway.

Adding a resistive divider from IN1 to UVL01 as shown in Figure 6 programs the LT3667 to enable the switching regulator only when $\mathrm{V}_{\mathrm{IN} 1}$ is above a certain threshold voltage $\mathrm{V}_{\mathrm{IN}(\mathrm{UVLO1}) \text {, given by: }}$

$$
V_{I N(U V L O 1)}=\frac{R 1+R 2}{R 2} \cdot 1 V
$$

Note that due to the comparator's hysteresis, the switching regulator will not be enabled until the input rises slightly above $\mathrm{V}_{\text {IN(UVLO1) }}$.


Figure 6. UVL01 Pin Allows Programmable Undervoltage Lockout or Independent Disable of the Switching Regulator

## Shorted and Reversed Input Protection

If the inductor is chosen so that it won't saturate excessively, the switching regulator will tolerate a shorted output. There is another situation to consider in systems where the output will be held high when the input to the LT3667 is absent. This may occur in battery charging applications or in battery backup systems where a battery

## APPLICATIONS INFORMATION

or some other supply is diode ORed with the switching regulator's output. If the IN1 pin is allowed to float and the EN and UVLO1 pins are held high (either by a logic signal or because they are tied to IN1), then the LT3667's internal circuitry will pull its quiescent current through the SW pin. This is fine if the system can tolerate a few $\mu \mathrm{A}$ in this state. If the EN pin or the UVL01 pin is grounded, the SW pin current will drop to $0.7 \mu \mathrm{~A}$. However, if the IN1 pin is grounded while the output is held high, regardless of EN and UVLO1, parasitic diodes inside the LT3667 can pull current from the output through the SW pin and the IN1 pin. Figure 7 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input. Alternatively, the switching regulator can be supplied by the LDO at OUT2 as shown in the Applications Information section of the LDOs.


Figure 7. Diode D1 Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input, in Which Case the Resistor at the EN Pin Limits the Current Drawn from That Pin. The LT3667 Runs Only When the Input Is Present

## LDOs

## FB2/FB3 Resistor Networks

Each LDO output voltage of the LT3667 is programmed with a resistor divider between the output of that LDO and its $F B 2 / F B 3$ pin as shown in Figure 8. The pin current, $I_{\text {FB }}$, ( 3 nA at $25^{\circ} \mathrm{C}, \pm 40$ nA at $150^{\circ} \mathrm{C}$ ) of each $\mathrm{FB} 2 / \mathrm{FB} 3$ pin flows out of that pin, which results in

$$
V_{\text {OUT }}=0.8 \mathrm{~V}\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}+1\right)-I_{\mathrm{FB}} \cdot \mathrm{R} 2
$$

The value of R1 should not exceed 160k to provide a minimum $5 \mu \mathrm{~A}$ load current so that the output voltage error, caused by the FB2/FB3 pin current, is minimized. Rearranging for R2 gives:

$$
\mathrm{R} 2=\frac{0.8 \mathrm{~V}-\mathrm{V}_{0 U T}}{\mathrm{I}_{\mathrm{FB}}-0.8 \mathrm{~V} / \mathrm{R} 1}
$$

Note that choosing smaller resistors will increase the quiescent current of the application circuit.


Figure 8. Setting the Output Voltage of Each LDO

## APPLICATIONS INFORMATION

## Input Supply

The internal biasing and reference circuitry of the LT3667 is supplied by the IN1 and IN2 pins. This allows connecting the switching regulator input IN1 to the LDO output OUT2. This can be used to shield the supply at IN2 from the high start-up currents of the switching regulator by utilizing the LDO's programmable current limit. The Typical Applications section shows an example of such an application, which also benefits from the reverse voltage protection of the LDO.

## Input Capacitance and Stability

Each LDO is stable with an input capacitortypically between $1 \mu$ F and $10 \mu \mathrm{~F}$. This input capacitor must be placed as close as possible to the corresponding input pin. Applications operating with smaller input to output differential voltages and that experience large load transients may require a higher input capacitor value to prevent input voltage droop and letting the regulator enter dropout.

Very low ESR ceramic capacitors may be used. However, in cases where long wires connect the power supply to the LDOs input and ground, use of low value input capacitors may result in instability. The resonant LC tank circuit formed by the wire inductance and the input capacitor is the cause and not a result of LDO instability.

The minimum input capacitance needed to stabilize the application also varies with power supply output impedance variations. Placing additional capacitance on an LDO's output also helps. However, this requires an order of magnitude more capacitance in comparison with additional input bypassing. Series resistance between the supply and an LDO's input also helps stabilize the application; as little as $0.1 \Omega$ to $0.5 \Omega$ suffices. This impedance dampens the LC tank circuit at the expense of dropout voltage. A better alternative is to use higher ESR tantalum or electrolytic capacitors at the input in place of ceramic capacitors.

## Output Capacitance, Transient Response, Stability

Each LT3667's LDO is stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. Use a minimum output
capacitor of $2.2 \mu$ Fto prevent oscillations. Applications with output voltages of less than 2.5 V and applications where the difference between input and output voltage exceeds 20 V require a minimum output capacitor of $10 \mu \mathrm{~F}$. In addition, the ESR of the output capacitor must not exceed $3 \Omega$.
The LT3667 is a micropower device and output load transient response is a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes, especially for low output voltages. Bypass capacitors, used to decouple individual components powered by the LT3667, increase the effective output capacitor value. For applications with large load current transients, a low ESR ceramic capacitor in parallel with a bulk tantalum capacitor often provides an optimally damped response.

Note that some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress is induced by vibrations in the system or thermal transients. The resulting voltages produced cause appreciable amounts of noise. A ceramic capacitor produced the trace in Figure 9 in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.


Figure 9. Noise Resulting from Tapping On a Ceramic Capacitor

## APPLICATIONS INFORMATION

External Programmable Current Limit, Enable

Each EN/ILIM pin (EN2/ILIM2 and EN3/ILIM3) is the collector of a PNP which mirrors the corresponding LDO's output at a ratio of 1:799 (see Block Diagram). The EN2/ ILIM2 and EN3/ILIM3 pins are also the inputs to precision current limit amplifiers. If an output load increases to the point where it causes the corresponding current limit amplifier input voltage to reach 0.4 V , the current limit amplifier takes control of output regulation so that its input clamps at 0.4 V , regardless of the output voltage. The current limit threshold (llimit) of an LDO is set by attaching a resistor ( $\mathrm{R}_{\mathrm{IMAX}}$ ) from the corresponding EN/ ILIM pin to ground:

$$
\mathrm{R}_{\mathrm{IMAX}}=\frac{799 \cdot 0.4 \mathrm{~V}}{\mathrm{I}_{\mathrm{LIM}}}-80 \Omega
$$

In order to maintain stability, each EN/ILIM pin requires a 47 nF capacitor from that pin to ground.

In cases where the input to output voltage differential exceeds 10 V , foldback current limit will lower the internal current level limit, possibly causing it to preempt the external programmable current limit. See the Internal Current Limit vs Input/Output Differential graph in the Typical Performance Characteristics section.
If an external current limit is not needed, the corresponding EN/ILIM pin must be connected to ground, in which case no capacitor is required.
Each LDO can be individually shut down by pulling its EN/ ILIM pin above 1.2V (1V typical). Note that in this case this pin will draw up to $500 \mu \mathrm{~A}$ in certain operating conditions until the LDO is shut down, which the circuit driving this pin must be able to deliver. When an EN/ILIM pin is only used to enable/disable an LDO, no capacitor is required on this pin.

## Overload Recovery

Each LDO of the LT3667 has a safe operating area protection, which decreases current limit as input-to-output voltage increases, and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. Each LDO provides some output current at all values of input-to-output voltage up to the device break-
down. When power is first applied to an LDO, the input voltage rises and the output follows the input; allowing the regulator to start-up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein the removal of an output short will not allow the output to recover. The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations are: immediately after the removal of a short-circuit or if an LDO is enabled via its EN/ILIM pin after the input voltage is already turned on. In such cases, the regulator would have to operate its power device outside its safe operating are (high voltage and high current) in order to bring up the output voltage. Since this is prevented by the safe operating area protection, the output gets stuck at a low voltage. Essentially, the load line for such a load intersects the output current curve attwo points, resulting in two stable output operating points for the regulator. With this double intersection, the input power supply needs to be cycled down to zero and brought up again to make the output recover.

## Protection Features

The LT3667 LDO's protect against reverse-input voltages, reverse-output voltages and reverse output-to-input voltages. Current limit protection and thermal overload protection protect the LDOs against current overload conditions at their outputs. For normal operation, do not exceed the maximum operating junction temperature. The LT3667 IN2 and IN3 (QFN only) pins withstand reverse voltages of 45 V . The device limits current flow to less than $300 \mu \mathrm{~A}$ (typically less than $10 \mu \mathrm{~A}$ ) and no negative voltages appear at OUT2 or OUT3. The LDOs incur no damage if their outputs are pulled below ground. If an input is left open circuit or grounded, the corresponding output can be pulled below ground by 45 V . No current flows through the pass transistor from the output. However, current flows in (but is limited by) the corresponding resistor divider that sets the output voltage. Current flows from the bottom resistor in the divider and from the FB2/FB3 pin's internal clamp through the top resistor in the divider to the external circuitry pulling OUT2/OUT3 below ground. If the input is powered by a voltage source, the output sources cur-

## APPLICATIONS INFORMATION

rent equal to its current limit capability and the LT3667 protects itself by thermal limiting. Note that the externally programmable current limit is less accurate if the output is pulled below ground.

These protection features can be used to protect the switching regulator input as shown in the Typical Applications section.

## COMMON

## Ceramic Capacitor Characteristics

Give extra consideration to the use of ceramic capacitors. Manufacturers make ceramic capacitors with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics are specified with EIA temperature characteristic codes of $\mathrm{Z} 5 \mathrm{U}, \mathrm{Y} 5 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}$ and $\mathrm{X7R}$. The Z5U and Y5V dielectrics provide high C-V products in a small package at low cost, but exhibit strong voltage and temperature coefficients, as can be seen for Y 5 V in Figures 10 and 11. When used with a 5 V regulator, a $16 \mathrm{~V} 10 \mu \mathrm{~F} \mathrm{Y} 5 \mathrm{~V}$ capacitor can exhibit an effective value as low as $1 \mu \mathrm{~F}$ to $2 \mu \mathrm{~F}$ for the DC bias voltage applied, and over the operating temperature range. The X5R and X7R dielectrics yield much more stable characteristics and are more suitable for use as input and output capacitors. The X7R type works over a wider temperature range and has better temperature stability, while the X5R is less expensive and is available in higher values. Still exercise care when using X5R and


Figure 10. Ceramic Capacitor DC Bias Characteristics

X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified.

## PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figures 12 and 13 show the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT3667's IN1, SW, GND and DA pins, the catch diode and the input capacitor. The loop formed by these components should be as small as possible. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane below these components.
The SW and BOOST nodes should be as small as possible. Keep the FB1, FB2, and FB3 nodes small so that the ground traces will shield them from the SW and BOOST nodes. The exposed pad must be soldered such that it can act as a heat sink. (See High Temperature Considerations section.)


Figure 11. Ceramic Capacitor Temperature Characteristics

## APPLICATIONS InFORMATION


$\otimes$ VIAS TO LOCAL GROUND PLANE
Figure 12. Good PCB Layout Ensures Proper, Low EMI Operation (MSOP)

## Hot Plugging Safely

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitors of LT3667 circuits. However, these capacitors can cause problems if the LT3667 is plugged into a live supply. The low loss ceramic capacitor, combined with stray inductance in series with the power source, forms an under damped tank circuit, and the voltage at the input pins of the LT3667 can ring to twice their nominal input voltage, possibly exceeding the LT3667's rating and damaging the part. If the input supply is poorly controlled or the user will be plugging the LT3667 into an energized supply, the input network should be designed to prevent this overshoot. See Linear Technology Application Note 88 for a complete discussion.


Figure 13. Good PCB Layout Ensures Proper, Low EMI Operation (QFN)

## High Temperature Considerations

The LT3667's maximum rated junction temperature of $125^{\circ} \mathrm{C}$ (E- and I-grades) and $150^{\circ} \mathrm{C}$ (H-grade) respectively limits its power handling capability.

Power dissipation within the switching regulator can be estimated by calculating the total power loss from an efficiency measurement and subtracting inductor loss. Be aware that at high ambient temperatures the external Schottky diode will have significant leakage current (see Typical Performance Characteristics), increasing the quiescent current of the switching regulator.

## APPLICATIONS INFORMATION

The power dissipation of each LDO is comprised of two components. Each power device dissipates:

$$
P_{\text {PASS }}=\left(V_{\text {IN }}-V_{\text {OUT }}\right) \bullet I_{\text {OUT }}
$$

where $\mathrm{P}_{\text {PASS }}$ is the power, $\mathrm{V}_{\text {IN }}$ the input voltage, $\mathrm{V}_{\text {OUT }}$ the output voltage, and $\mathrm{I}_{\text {OUT }}$ the output current. The base currents of the LDO power PNP transistors flow to ground internally and are the major component of the ground current. For each LDO, this causes a power dissipation $P_{G N D}$ of:

$$
P_{G N D}=V_{I N} \bullet I_{G N D}
$$

where $\mathrm{V}_{I N}$ is the input voltage and $\mathrm{I}_{G N D}$ the ground current generated by the corresponding power device. GND pin current is determined by the current gain of the power PNP, which has a typical value of 40 for the purpose of this calculation:

$$
I_{G N D}=\frac{I_{O U T}}{40}
$$

The total power dissipation equals the sum of the power Ioss in the switching regulator and the two LDO components listed above.

The LT3667 has internal thermal limiting that protects the device during overload conditions. If the junction temperature reaches the thermal shutdown threshold, the LT3667 will shut down the LDOs and stop switching to prevent internal damage due to overheating. For continuous normal conditions, do not exceed the maximum operating junction temperature. Carefully consider all sources of thermal resistance from junction-to-ambient including other nearby heat sources. Both LT3667 packages have exposed pads that must be soldered to a ground plane to act as heat sink. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT3667 to additional ground planes within the circuit board and on the bottom side.

The die temperature rise is calculated by multiplying the power dissipation of the LT3667 by the thermal resistance from junction to ambient. Example: Given the front page application with maximum output current, an input voltage
of 12 V and a maximumambient temperature of $85^{\circ} \mathrm{C}$, what will the maximum junction temperature be?
As can be seen from the Typical Performance Characteristics, the switching regulator efficiency approaches $85 \%$ at 400 mA outputcurrent. This leads to a power loss, PLoss, of:

$$
P_{\text {Loss }}=5 \mathrm{~V} \cdot 400 \mathrm{~mA} \cdot\left(\frac{1}{0.85}-1\right)=353 \mathrm{~mW}
$$

(For the sake of simplicity and as a conservative estimate assume that all of this power is dissipated in the LT3667.) The power dissipations of the LDO power devices are:

$$
\begin{aligned}
& P_{\text {PASS2 }}=(5 \mathrm{~V}-2.5 \mathrm{~V}) \cdot 100 \mathrm{~mA}=250 \mathrm{~mW} \\
& \mathrm{P}_{\text {PASS3 }}=(5 \mathrm{~V}-3.3 \mathrm{~V}) \cdot 100 \mathrm{~mA}=170 \mathrm{~mW}
\end{aligned}
$$

For 100 mA load current a maximum ground current of 2.5 mA is to be expected. Thus, the corresponding power dissipations are:

$$
\mathrm{P}_{\mathrm{GND} 2}=\mathrm{P}_{\mathrm{GND} 3}=5 \mathrm{~V} \cdot 2.5 \mathrm{~mA}=12.5 \mathrm{~mW}
$$

Finally, the total power dissipation is:

$$
\begin{aligned}
\mathrm{P}_{\text {TOT }} & =\text { P }_{\text {LOSS }}+\mathrm{P}_{\text {PASS2 }}+\mathrm{P}_{\text {PASS3 }}+\mathrm{P}_{G N D 2}+\mathrm{P}_{\mathrm{GND}} \\
& =786 \mathrm{~mW}
\end{aligned}
$$

Using the MSOP package, which has a thermal resistance of approximately $40^{\circ} \mathrm{C} / \mathrm{W}$, this total power dissipation would raise the junction temperature above ambient by:

$$
0.786 \mathrm{~W} \cdot 40^{\circ} \mathrm{C} / \mathrm{W}=32^{\circ} \mathrm{C}
$$

With the assumed maximum ambient temperature of $85^{\circ} \mathrm{C}$, this puts the maximum junction temperature at:

$$
\mathrm{T}_{\mathrm{JMAX}}=85^{\circ} \mathrm{C}+32^{\circ} \mathrm{C}=117^{\circ} \mathrm{C}
$$

## Other Linear Technology Publications

Application Notes 19, 35 and 44 contain more detailed descriptions and design information for buck regulators and other switching regulators. The LT1376 data sheet has a more extensive discussion of output ripple, loop compensation and stability testing. Design Note 318 shows how to generate a bipolar output supply using a buck regulator.

## TYPICAL APPLICATIONS

5V, 3.3V and 2.5V Step-Down Converter


Dual 5V/200mA Step-Down Converter


## TYPICAL APPLICATIONS

5V, 3.3V and 2.5V Step-Down Converter with 100 mA LDO Current Limits


Programming LDO Current Limits with a Digital/Analog Converter


CURRENT LIMIT $=799 \frac{0.8 \mathrm{~V}-\mathrm{V}_{\text {DAC }}}{3.01 \mathrm{k} \Omega+160 \Omega}$


CURRENT LIMIT $=799 \frac{0.4 \mathrm{~V}-\mathrm{I}_{\mathrm{DAC}} \bullet 1.5 \mathrm{k} \Omega}{1.5 \mathrm{k} \Omega+80 \Omega}$

## TYPICAL APPLICATIONS

This application allows a small input current to support a high current pulsed load. The switching regulator is supplied by the LDO2 at OUT2, which is programmed to limit its current to 3.5 mA . PG2 serves as "READY" signal to tell a controller (not shown) that C6 is charged to 17 V , the regulation voltage of LDO2. It can then turn on a load drawing high current out of the switching regulator.

Since LD02 can only supply 3.5 mA , this quickly discharges C 6 and decreases $\mathrm{V}_{\text {OUT2 }}\left(=\mathrm{V}_{\text {IN1 }}\right)$. The switching regulator will maintain its programmed output voltage until $\mathrm{V}_{\text {IN1 }}$ drops below the undervoltage lockout threshold of 5.5 V set by R3 and R4.

Pulsed Power Supply for 4 mA to 20 mA Current Loops.
OUT2 Supplies the Switching Regulator, Which Is Kept Off at Lower Voltages by UVL01





## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MSE Package
16-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1667 Rev F)


## LT3667

PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

UDD Package
24-Lead Plastic QFN ( $3 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1833 Rev Ø)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


NOTE:

1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

## revision history

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $4 / 14$ | Added H-grade in MS16E package to Order Information | 3 |

## TYPICAL APPLICATION



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT3500 | $36 \mathrm{~V}\left(40 \mathrm{~V}_{\text {max }}\right), 2 \mathrm{~A}$ (IOUT), 2.2MHz Step-Down Switching Regulator with LDO Controller | $\mathrm{V}_{\text {IN }}: 3 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<12 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-16E |
| LT1939 | 25V, 2 A (IOUT), 2.2MHz Step-Down Switching Regulator with LDO Controller | $\mathrm{V}_{\text {IN }}: 3 \mathrm{~V}$ to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<12 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-16E |
| LT3694 | $36 \mathrm{~V}\left(70 \mathrm{~V}_{\mathrm{MAX}}\right)$, 2.6A (I IOUT), 2.5MHz Step-Down Switching Regulator with Dual LDO Controller | $\mathrm{V}_{\text {IN: }}: 4 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT (MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1 \mathrm{~mA}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN-28, TSSOP-20E |
| LT3507/LT3507A | $36 \mathrm{~V}, 2.5 \mathrm{MHz}$, Triple $\left(2.4 \mathrm{~A}+1.5 \mathrm{~A}+1.5 \mathrm{~A}\right.$ (I $\left.\mathrm{I}_{\text {OTT }}\right)$ with LDO Controller High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 4 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=7 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}=1 \mu \mathrm{~A}$, $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN-38 |
| LT3970 | $40 \mathrm{~V}, 350 \mathrm{~mA}$ (lout), 2.2MHz Step-Down Switching Regulator with $\mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}: 4.2 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN, MSOP-10 |
| LT3502/LT3502A | $40 \mathrm{~V}, 500 \mathrm{~mA}$ (I $\mathrm{I}_{\text {OUT }}$ ), $1.1 \mathrm{MHz} / 2.2 \mathrm{MHz}$ Step-Down Switching Regulator | $\mathrm{V}_{\text {IN: }}: 3 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN-8, MSOP-10E |

