

## Octal Buffers and Line Drivers with 3-States Outputs

The '540 and '541 are general purpose high-speed octal line drivers/buffers with 3-state outputs. The inputs and outputs are located on opposite sides of the 20-pin package, thus improving circuit board density. The '540 provides inverted data and the '541 provides true data at the outputs.

The three-state control gate is a 2-input NOR such that if either  $\bar{G}1$  or  $\bar{G}2$  is high, all eight outputs are in the high impedance state.



These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.


## FEATURES

- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- 3-State outputs with high drive current ( $I_{OL} = 24 \text{ mA}$  @  $V_{OL} = 0.5\text{V}$ ) for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
 KS74AHCT:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 KS54AHCT:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

## PIN CONFIGURATION



## LOGIC DIAGRAM



SAMSUNG SEMICONDUCTOR

### ABSOLUTE MAXIMUM RATINGS\*

Characteristic	Symbol	Ratings	Unit
Supply Voltage Range	V <sub>CC</sub>	-0.5 to +7.0	V
DC Input Diode Current (V <sub>I</sub> <-0.5V or V <sub>I</sub> >V <sub>CC</sub> +0.5V)	I <sub>IK</sub>	±20	mA
DC Output Diode Current (V <sub>O</sub> <-0.5V or V <sub>O</sub> >V <sub>CC</sub> +0.5V)	I <sub>OK</sub>	±20	mA
Continuous Output Current Per Pin (-0.5V<V <sub>O</sub> <V <sub>CC</sub> +0.5V)	I <sub>O</sub>	±70	mA
Continuous Current Through V <sub>CC</sub> or GND pins		±250	mA
Power Dissipation Per Package	P <sub>D</sub> †	500	mW
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:

Plastic Package (N): -12mW/°C from 65°C to 85°C

Ceramic Package (J): -12mW/°C from 100°C to 125°C

### RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Value			Unit
		Min	Typ	Max	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
DC Input & Output Voltages*	V <sub>IN</sub> , V <sub>OUT</sub>	0		V <sub>CC</sub>	V
Operating Temperature Range	KS74AHCT KS54AHCT	T <sub>A</sub> -40 -55		+85 +125	°C °C
Input Rise & Fall Times	t <sub>r</sub> , t <sub>f</sub>			500	ns

\* Unused inputs must always be tied to an appropriate logic voltage level (either V<sub>CC</sub> or GND)



**KS54AHCT** **KS54AHCT**  
**KS74AHCT 540** **KS74AHCT 541**

---

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$  Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	$T_A = 25^\circ C$		<b>KS74AHCT</b>	<b>KS54AHCT</b>	Unit
			Typ	Guaranteed Limits			
Minimum High-Level Input Voltage	$V_{IH}$			2.0	2.0	2.0	V
Maximum Low-Level Input Voltage	$V_{IL}$			0.8	0.8	0.8	V
Minimum High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_O = -20\mu A$ $I_O = -6mA$	$V_{CC}$ 4.2	$V_{CC} - 0.1$ 3.98	$V_{CC} - 0.1$ 3.84	$V_{CC} - 0.1$ 3.7	V
Maximum Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_O = 20\mu A$ $I_O = 12mA$ $I_O = 24mA$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
Maximum 3-State Leakage Current	$I_{OZ}$	Output Enable $= V_{IH}$ $V_{OUT} = V_{CC}$ or GND		$\pm 0.5$	$\pm 5.0$	$\pm 10.0$	$\mu A$
Maximum Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$		8.0	80.0	160.0	$\mu A$







**AC ELECTRICAL CHARACTERISTICS** (Input  $t_r$ ,  $t_f \leq 2$  ns), AHCT540/541

Characteristic	Symbol	Conditions <sup>†</sup>	$T_A = 25^\circ C$ $V_{CC} = 5.0V$	KS74AHCT		$T_A = -55^\circ C$ to $+125^\circ C$ $V_{CC} = 5.0V \pm 10\%$	Unit
				Typ	Guaranteed Limits		
Maximum Propagation Delay, Delay, A to Y	$t_{PLH}$	$C_L = 50pF$ $C_L = 150pF$	6 12	10 19		12 23	ns
	$t_{PHL}$	$C_L = 50pF$ $C_L = 150pF$	6 12	10 19		12 23	
Maximum Output Enable Time, $\bar{G}$ to Y	$t_{PZH}$	$R_L = 1k\Omega$	$C_L = 50pF$ $C_L = 150pF$	11 17	18 27	22 33	ns
	$t_{PZL}$		$C_L = 50pF$ $C_L = 150pF$	11 17	18 27	22 33	
Maximum Output Disable Time, $\bar{G}$ to Y	$t_{PHZ}$	$R_L = 1k\Omega$	$C_L = 50pF$	9	14	17	ns
	$t_{PLZ}$			9	14	17	
Maximum Input Capacitance	$C_{IN}$			5			pF
Maximum Output Capacitance	$C_{OUT}$	Output Disabled		10			pF
Power Dissipation Capacitance* (per stage)	$C_{PD}$	$\bar{G}=V_{CC}$ $\bar{G}=GND$		5 30			pF

\*  $C_{PD}$  determines the no-load dynamic power dissipation:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

† For AC switching test circuits and timing waveforms see section 2.



**PACKAGE DIMENSIONS**T-90-20**1. PLASTIC PACKAGES**

7











SAMSUNG SEMICONDUCTOR

1675

A-04

781

**PACKAGE DIMENSIONS****T-90-20****SAMSUNG SEMICONDUCTOR****1676****A-05****782**

**PACKAGE DIMENSIONS**T-90-20**2. CERAMIC PACKAGES****14-Pin Ceramic DIP Units: mm****16-Pin Ceramic DIP Units: mm****20-Pin Ceramic DIP Units: mm****24-Pin Ceramic DIP Units: mm**

7



SAMSUNG SEMICONDUCTOR

1677

A-06

783