512K x 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

Performance range:

	t _{RAC}	t _{CAC}	t _{RC}
KM48C512LL-7	70ns	20ns	130ns
KM48C512LL-8	80ns	20ns	150ns
KM48C512LL-10	100ns	25ns	180ns

- Fast Page Mode operation
- . Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- . Early Write or output enable controlled write
- Dual +5V ±10% power supply
- · Refresh Cycle
 - 1024 cycle/128ms (self-refresh)
- Power Dissipation
 - Standby: 11mW (Normal)
 0.55mW (self-refresh)
 - Active (70/80/100): 578/495/413mW
- . JEDEC Standard pinout
- . Available in Plastic SOJ, ZIP and TSOP II


GENERAL DESCRIPTION

The Samsung KM48C512LL is a CMOS high speed 524,288 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.


The KM48C512LL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM48C512LL is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)









Pin Name	Pin Function
A ₀ -A ₉	Address Input
DQ ₁₋₈	Data In/Out
V _{SS}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe

Pin Name	Pin Function
W	Read/Write Input
ŌĒ	Data Output Enable
V _{CC}	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	VIN. VOUT	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	PD	700	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to VSS, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	VIH	2.4	_	V _{CC} +1	V
Input Low Voltage	V _{IL}	-1.0] -	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @t _{RC} = min.)	KM48C512LL-7 KM48C512LL-8 KM48C512LL-10	I _{CC1}		105 90 75	mA mA mA
Standby Current (RAS = CAS = V _{IH})		I _{CG2}	_	2	mA
RAS-Only Refresh Current* (CAS = V _{IH} , RAS, Address Cycling @t _{RC} = min.)	KM48C512LL-7 KM48C512LL-8 KM48C512LL-10	I _{CC3}		105 90 75	mA mA mA
Fast Page Mode Current* (RAS = V _{IL} , CAS, Address Cycling @t _{PC} = min.)	KM48C512LL-7 KM48C512LL-8 KM48C512LL-10	1004	_ _ _	85 75 65	mA mA mA
Standby Current (RAS = CAS = V _{CC} - 0.2V)		I _{CC5}	_	100	μΑ
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @t _{RC} = min.)	KM48C512LL-7 KM48C512LL-8 KM48C512LL-10	Iccs	- -	105 90 75	mA mA mA
Self Refresh Current $\overline{RAS} = \overline{CAS} = V_{1L}$ $\overline{WE} = \overline{OE} = A0 \sim A9$: V_{CC} -0.2V or 0.2V DQ1 ~ 8 = V_{CC} -0.2V, 0.2V or OPEN		lccs	1	200	μΑ



DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any Input $0 \le V_{\text{IN}} \le 6.5 \text{V}$, all other pins not under test=0V)	J _{LL}	—10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	l OL	-10	10	μА
Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	_	V
Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	_	0.4	V

^{*} NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, Address can be changed maximum two times while RAS = V_{IL}. In I_{CC4}, Address can be changed maximum once while CAS = V_{IH}.

CAPACITANCE (T_A=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₉)	C _{IN1}		6	pF
Input Capacitance (RAS, CAS, W, OE)	C _{IN2}	_	7	pF
Output Capacitance (DQ1-DQ8)	C _{DQ}		7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, V_{CC} = 5.0V ± 10%, See notes 1, 2)

D	0	KM48	C512LL-7	KM48C512LL-8		8 KM48C512LL-10		ll!aa	4 1-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	t _{RC}	130	_	150		180		ns	
Read-modify-write cycle time	tawc	180		200		240		ns	
Access time from RAS	t _{RAC}		70		80		100	ns	3,4,11
Access time from CAS	t _{CAC}		20		20		25	ns	3,4,5
Access time from column address	tax		35		40		45	ns	3,11
CAS to output in Low-Z	t _{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t _{OFF}	0	15	0	15	0	20	пѕ	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	50	_	60		70		ns	
RAS pulse width	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	t _{ASH}	20		20		25		ns	
CAS hold time	t _{CSH}	70		80		100		ns	
CAS pulse width	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	t _{RCD}	20	50	20	60	25	75	ns	4
RAS to column address delay time	t _{RAD}	15	35	15	40	20	55	ns	11
CAS to RAS precharge time	t _{CRP}	5		5		10		ns	
Row address set-up time	tasa	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	



DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any Input 0 · V _{IN} · 6.5V, all other pins not under test=0V)	ILL	10	10	μА
Output Leakage Current (Data out is disabled, 0V _ V _{OUT} ⊆ 5.5V)	I _{OL}	10	10	μA
Output High Voltage Level(I _{OH} = 5mA)	V _{OH}	2.4		V
Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}		0.4	

^{*} NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, Address can be changed maximum two times while RAS = V_{IL}. In I_{CC4}, Address can be changed maximum once while CAS = V_{IH}.

CAPACITANCE (TA=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₉)	C _{IN1}		6	pF
Input Capacitance (RAS, CAS, W, OE)	C _{IN2}		7	pF
Output Capacitance (DQ1-DQ9)	C _{DO}		7	ρF

AC CHARACTERISTICS (0°C \leq Ta \leq 70°C, V_{CC}=5.0V \pm 10%, See notes 1, 2)

Parameter.		KM48	C512LL-7	KM48C512LL-8		.L-8 KM48C512LL-10		41	N-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	t _{RC}	130	_	150		180		ns	
Read-modify-write cycle time	t _{RWC}	180		200		240		ns	
Access time from RAS	trac		70		80		100	ns	3,4,11
Access time from CAS	tcac		20		20		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
CAS to output in Low-Z	touz	5		5		5		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	20	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	50		60		70		ns	
RAS pulse width	teas	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	t _{RSH}	20		20		25		ns	
CAS hold time	t _{CSH}	70		80		100	_	ns	
CAS pulse width	tcas	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	t _{RCD}	20	50	20	60	25	75	ns	4
RAS to column address delay time	t _{RAD}	15	35	15	40	20	55	ns	11
CAS to RAS precharge time	tore	5		5		10		ns	
Row address set-up time	t _{ASR}	0		0		0		กร	
Row address hold time	t _{RAH}	10		10		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	1



AC CHARACTERISTICS (Continued)


Parameter	Symbol	KM48C512LL-7		KM48C512LL-8		KM48C512LL-10			
		Min	Max	Min	Max	Min	Max	Units	Notes
Column address hold time referenced to RAS	t _{AR}	55		60		75		ns	6
Column address to RAS lead time	t _{RAL}	35		40		50		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time referenced to CAS	t _{RCH}	0		0		0		ns	9
Read command hold time referenced to RAS	t _{RRH}	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twcH	15		15		20	-	ns	-
Write command hold time referenced to RAS	twcR	55		60		75		пѕ	6
Write command pulse width	twe	15		15		20		ns	
Write command to RAS lead time	t _{RWL}	20		20		25		ns	
Write command to CAS lead time	t _{CWL}	20		20		25		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	t _{DH}	15		15		20		ns	10
Data-in hold time referenced to RAS	t _{DHR}	55		60		75		ns	6
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μS	· · · · · · · · ·
RAS precharge time (C-B-R self refresh)	t _{RPS}	130		150		180		ns	
CAS hold time (C-B-R self refresh)	t _{CHS}	0		0		0		ns	
Refresh period (self-refresh)	t _{REF}		128		128		128	ms	
CAS to W delay time	tcwo	45		45		55		ns	8
RAS to W delay time	tewn	95		105		130		ns	8
Column address to W delay time	t _{AWD}	60		65		75		ns	8
CAS setup time (CAS-before-RAS cycle)	t _{CSR}	10		10		10	-	ns	
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	10		10		10		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		ns	
CAS precharge time (C-B-R counter test cycle)	t _{CPT}	35	 -	40		50		ns	·
Access time from CAS precharge	t _{CPA}		40		45		50	ns	3
Fast page mode cycle time	t _{PC}	45		50		55		пѕ	
Fast page mode read-modify-write cycle time	t _{PRWC}	95		100		115		ns	
RAS pulse width (fast page mode)	THASP	70	100K	80	100K	100	100K	ns	
RAS hold time from CAS precharge	t _{RHCP}	40		45		50		ns	
CAS precharge time (fast page mode)	t _{CP}	10		10		10	·	пѕ	
RAS hold time referenced to OE	t _{ROH}	20		20		20		ns	
Access time from OE	toea		20		20		25	ns	
OE to data-in delay time	toed	20		20		25		กร	
Output buffer turn off delay time from OE	t _{OEZ}	0	20	0	20	0	25	ns	
OE command hold time	toen	20	-	20		25		ns	

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycle before proper device operation is achieved.
- 2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD}(max).
- 6. tan, twon, tohn are referenced to trad(max).
- t_{OFF(max)} defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} to V_{OL}.
- 8. twcs. tawb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs>twcs(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb>tcwb(min), tawb>tawb(min) and tawb>tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.


TIMING DIAGRAMS

READ CYCLE






WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)






READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE













RAS-ONLY REFRESH CYCLE

Note: W, OE = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A=Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE


NOTE: W, OE, A = Don't Care







VIH~

HIDDEN REFRESH CYCLE (READ)1AP RAS VIL**tchr** VIH-CAS t_{RAD} tasc **tCAH** TASR




HIDDEN REFRESH CYCLE (WRITE)





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE







DEVICE OPERATION

Device Operation

The KM48C \bar{s} 12LL contains 4,194,304 memory locations arranged in 8 groups of 524,288 × 1 bit each. Ninteen address bits are required to address a particular memory location. Since the KM48C512LL has only 10 address input pins, time multiplexed addressing is used to input 10 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\bar{R}A\bar{S}$), the column address strobe ($\bar{C}A\bar{S}$) and the valid row and column address inputs.

Operation of the KM48C512LL begins by strobing in a valid row address with RAS while \overline{CAS} remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by \overline{CAS} . This is the beginning of any KM48C512LL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both \overline{RAS} and \overline{CAS} have returned to the high state. Another cycle can be initiated after \overline{RAS} remains high long enough to satisfy the \overline{RAS} precharge time (I_{RP}) requirement.

RAS and CAS Timing

The minimum \overline{RAS} and \overline{CAS} pulse widths are specified by $t_{RAS}(min)$ and $t_{CAS}(min)$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overline{RAS} low, it must not be aborted prior to satisfying the minimum \overline{RAS} and \overline{CAS} pulse widths. In addition, a new cycle must not begin until the minimum \overline{RAS} precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM48C512LL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(\overline{W}) high during a $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition. If \overline{CAS} goes low before $t_{RCD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CAS} goes low after $t_{RCD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, $t_{RAD}(min)$, it is necessary to meet both $t_{RCD}(max)$ and $t_{RAD}(max)$.

Write

The KM48C512LL can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , $\overline{\text{OE}}$, $\overline{\text{CAS}}$. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The 8-bit wide data at the data I/O pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cells. This cycle is achieved by bringing W low after CAS and meeting the data sheet read-modify-write timing requirements. The OE input must be low during the time defined by toEA for data to appear at the outputs. If tcwo and tawo are not met output may contain invalid data. Conforming to the OE timing requirements prevents bus contention on the KM48C512LL DQ pins.

Data Output

The KM48C512LL has a three-state output buffers which are controlled by \overline{CAS} and \overline{OE} . Whenever either \overline{CAS} or \overline{OE} is high (V_{IH}), the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the outputs, the outputs enter into the low impedance state in the time specified by t_{CLZ} after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM48C512LL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, OE controlled write, CAS-only cycle.

Indeterminate Output State: Delayed Write (t_{CWD} or t_{RWD} times are not met)

DEVICE OPERATION (Continued)

Refresh

The data in the KM48C512LL is stored as a charge on microscopic capacitor within each memory cell. The stored charge tends to dissipate over time and will affect data integrity if the charge is not periodically refreshed. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 1024 row address (A0-A9).

CAS-before-RAS Refresh: The KM48C512LL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS input is held low for the specified set up time (I_{CSR}) before RAS transitions low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending either input active time and cycling RAS. The hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Self Refresh: The self refresh is CAS-before RAS refresh to be used for long periods of standby, such as a battery back-up. In normal CAS-before RAS condition, when RAS is held low above 100µs an internal timer activates an refresh operation of consecutive row addresses in DRAM. The self refresh mode is exited when either RAS or CAS goes high(V_{IH}).

Other Refresh Methods: It is also possible to refresh the KM48C512LL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

The KM48C512LL has Fast page mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

CAS-before RAS Refresh Counter Test Cycle A special timing sequence using the CAS-before RAS

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle begins as a CAS-before-RAS refresh operation. Then, if CAS is asserted high and then low again while RAS is asserted low, the read and write operations are enabled. In this method, the row address bits A0 through A9 are supplied by on chip refresh counter.


Power-up

If $\overline{\text{RAS}} = V_{SS}$ during power-up, the KM48C512LL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or be held a valid V_{H} in order to minimize the power-up current.




PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)

