



MOTOROLA


High Performance Dual Channel Current Mode Controller

The MC34065 is a high performance, fixed frequency, dual current mode controllers. It is specifically designed for off-line and dc-to-dc converter applications offering the designer a cost effective solution with minimal external components. This integrated circuit feature a unique oscillator for precise duty cycle limit and frequency control, a temperature compensated reference, two high gain error amplifiers, two current sensing comparators, Drive Output 2 Enable pin, and two high current totem pole outputs ideally suited for driving power MOSFETs.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, and a latch for single pulse metering of each output.

The MC34065 and MC33065 are available in dual-in-line and surface mount packages.

- Unique Oscillator for Precise Duty Cycle Limit and Frequency Control
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Separate Latching PWMs for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- Drive Output 2 Enable Pin
- Two High Current Totem Pole Outputs
- Input Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current




MC34065 MC33065

HIGH PERFORMANCE DUAL CHANNEL CURRENT MODE CONTROLLER

SEMICONDUCTOR
TECHNICAL DATA


P SUFFIX
PLASTIC PACKAGE
CASE 648



DW SUFFIX
PLASTIC PACKAGE
CASE 751G
(SO-16L)



PIN CONNECTIONS



ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC34065DW	T _A = 0° to +70°C	SO-16L
MC34065P		Plastic DIP
MC33065DW	T _A = -40° to +85°C	SO-16L
MC33065P		Plastic DIP

MC34065 MC33065

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	($I_{CC} + I_Z$)	50	mA
Output Current, Source or Sink (Note 1)	I_O	1.0	A
Output Energy (Capacitive Load per Cycle)	W	5.0	μ J
Current Sense, Enable, and Voltage Feedback Inputs	V_{in}	-0.3 to +5.5	V
Sync Input			
High State (Voltage)	V_{IH}	5.5	V
Low State (Reverse Current)	I_{IL}	-5.0	mA
Error Amp Output Sink Current	I_O	10	mA
Power Dissipation and Thermal Characteristics			
DW Suffix, Plastic Package Case 751G			
Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	862	mW
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	145	$^\circ\text{C/W}$
P Suffix, Plastic Package Case 648			
Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.25	W
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Operating Junction Temperature	T_J	+150	$^\circ\text{C}$
Operating Ambient Temperature	T_A		$^\circ\text{C}$
MC34065		0 to +70	
MC33065		-40 to +85	
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

NOTE: ESD data available upon request.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$ [Note 2], $R_T = 8.2\text{ k}\Omega$, $C_T = 3.3\text{ nF}$, for typical values $T_A = 25^\circ\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 3].)

Characteristics	Symbol	Min	Typ	Max	Unit
-----------------	--------	-----	-----	-----	------

REFERENCE SECTION

Reference Output Voltage ($I_O = 1.0\text{ mA}$, $T_J = 25^\circ\text{C}$)	V_{ref}	4.9	5.0	5.1	V
Line Regulation ($V_{CC} = 11\text{ V to }15\text{ V}$)	Reg_{line}	-	2.0	20	mV
Load Regulation ($I_O = 1.0\text{ mA to }10\text{ mA}$)	Reg_{load}	-	3.0	25	mV
Total Output Variation over Line, Load, and Temperature	V_{ref}	4.85	-	5.15	V
Output Short Circuit Current	I_{SC}	30	100	-	mA

OSCILLATOR AND PWM SECTIONS

Total Frequency Variation over Line and Temperature $V_{CC} = 11\text{ V to }15\text{ V}$, $T_A = T_{low}\text{ to }T_{high}$ MC34065 MC33065	f_{osc}	46.5 45	49 49	51.5 53	kHz
Frequency Change with Voltage ($V_{CC} = 11\text{ V to }15\text{ V}$)	$\Delta f_{osc}/\Delta V$	-	0.2	1.0	%
Duty Cycle at each Output					%
Maximum	DC_{max}	46	49.5	52	
Minimum	DC_{min}	-	-	0	
Sync Input Current					μ A
High State ($V_{in} = 2.4\text{ V}$)	I_{IH}	-	170	250	
Low State ($V_{in} = 0.8\text{ V}$)	I_{IL}	-	80	160	

- NOTES: 1. Maximum package power dissipation limits must be observed.
 2. Adjust V_{CC} above the startup threshold before setting to 15 V.
 3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible:
 $T_{low} = 0^\circ\text{C}$ for the MC34065 $T_{high} = +70^\circ\text{C}$ for MC34065
 $T_{low} = -40^\circ\text{C}$ for the MC33065 $T_{high} = +85^\circ\text{C}$ for MC33065
 4. This parameter is measured at the latch trip point with $V_{FB} = 0\text{ V}$
 5. Comparator gain is defined as $AV = \frac{\Delta V_{Compensation}}{\Delta V_{Current\ Sense}}$

MC34065 MC33065

ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = 15\text{ V}$ [Note 2], $R_T = 8.2\text{ k}\Omega$, $C_T = 3.3\text{ nF}$, for typical values $T_A = 25^\circ\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 3].)

Characteristics	Symbol	Min	Typ	Max	Unit
-----------------	--------	-----	-----	-----	------

ERROR AMPLIFIERS

Voltage Feedback Input ($V_O = 2.5\text{ V}$)	V_{FB}	2.42	2.5	2.58	V
Input Bias Current ($V_{FB} = 5.0\text{ V}$)	I_{IB}	–	–0.1	–1.0	μA
Open Loop Voltage Gain ($V_O = 2.0\text{ to }4.0\text{ V}$)	A_{VOL}	65	100	–	dB
Unity Gain Bandwidth ($T_J = 25^\circ\text{C}$)	BW	0.7	1.0	–	MHz
Power Supply Rejection Ratio ($V_{CC} = 11\text{ V to }15\text{ V}$)	PSRR	60	90	–	dB
Output Current Source ($V_O = 3.0\text{ V}$, $V_{FB} = 2.3\text{ V}$) Sink ($V_O = 1.2\text{ V}$, $V_{FB} = 2.7\text{ V}$)	I_{source} I_{sink}	–0.45 2.0	–1.0 12	– –	mA
Output Voltage Swing High State ($R_L = 15\text{ k to ground}$, $V_{FB} = 2.3\text{ V}$) Low State ($R_L = 15\text{ k to }V_{ref}$, $V_{FB} = 2.7\text{ V}$)	V_{OH} V_{OL}	5.0 –	6.2 0.8	– 1.1	V

CURRENT SENSE SECTION

Current Sense Input Voltage Gain (Notes 4 and 5)	A_V	2.75	3.0	3.25	V/V
Maximum Current Sense Input Threshold (Note 4)	V_{th}	430	480	530	mV
Input Bias Current	I_{IB}	–	–2.0	–10	μA
Propagation Delay (Current Sense Input to Output)	$t_{PLN}(In/Out)$	–	150	300	ns

DRIVE OUTPUT 2 ENABLE PIN

Enable Pin Voltage High State (Output 2 Enabled) Low State (Output 2 Disabled)	V_{IH} V_{IL}	3.5 0	– –	V_{ref} 1.5	V
Low State Input Current ($V_{IL} = 0\text{ V}$)	I_{IB}	100	250	400	μA

DRIVE OUTPUTS

Output Voltage Low State ($I_{sink} = 20\text{ mA}$) ($I_{sink} = 200\text{ mA}$) High State ($I_{source} = 20\text{ mA}$) ($I_{source} = 200\text{ mA}$)	V_{OL} V_{OH}	– – 13 12	0.1 1.6 13.5 13.4	0.4 2.5 – –	V
Output Voltage with UVLO Activated ($V_{CC} = 6.0\text{ V}$, $I_{sink} = 1.0\text{ mA}$)	$V_{OL}(UVLO)$	–	0.1	1.1	V
Output Voltage Rise Time ($C_L = 1.0\text{ nF}$)	t_r	–	28	150	ns
Output Voltage Fall Time ($C_L = 1.0\text{ nF}$)	t_f	–	25	150	ns

UNDERVOLTAGE LOCKOUT SECTION

Startup Threshold	V_{th}	13	14	15	V
Minimum Operating Voltage After Turn-On	$V_{CC}(\min)$	9.0	10	11	V

TOTAL DEVICE

Power Supply Current Startup ($V_{CC} = 12\text{ V}$) Operating (Note 2)	I_{CC}	– –	0.6 20	1.0 25	mA
Power Supply Zener Voltage ($I_{CC} = 30\text{ mA}$)	V_Z	15.5	17	19	V

- NOTES:**
- Maximum package power dissipation limits must be observed.
 - Adjust V_{CC} above the startup threshold before setting to 15 V.
 - Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible:
 $T_{low} = 0^\circ\text{C}$ for the MC34065 $T_{high} = +70^\circ\text{C}$ for MC34065
 $T_{low} = -40^\circ\text{C}$ for the MC33065 $T_{high} = +85^\circ\text{C}$ for MC33065
 - This parameter is measured at the latch trip point with $V_{FB} = 0\text{ V}$
 - Comparator gain is defined as $A_V = \frac{\Delta V_{Compensation}}{\Delta V_{Current\ Sense}}$

MC34065 MC33065

PIN FUNCTION DESCRIPTION

Pin	Function	Description
1	Sync Input	A narrow rectangular waveform applied to this input will synchronize the oscillator. A dc voltage within the range of 2.4 V to 5.5 V will inhibit the oscillator.
2	C_T	Timing capacitor C_T connects from this pin to ground setting the free-running oscillator frequency range.
3	R_T	Resistor R_T connects from this pin to ground precisely setting the charge current for C_T . R_T must be between 4.0 k and 16 k.
4	Voltage Feedback 1	This pin is the inverting input of Error Amplifier 1. It is normally connected to the switching power supply output through a resistor divider.
5	Compensation 1	This pin is the output of Error Amplifier 1 and is made available for loop compensation.
6	Current Sense 1	A voltage proportional to the inductor current is connected to this input. PWM 1 uses this information to terminate conduction of output switch Q1.
7	Drive Output 1	This pin directly drives the gate of a power MOSFET Q1. Peak currents up to 1.0 A are sourced and sunk by this pin.
8	Gnd	This pin is the control circuitry ground return and is connected back to the source ground.
9	Drive Gnd	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
10	Drive Output 2	This pin directly drives the gate of a power MOSFET Q2. Peak currents up to 1.0 A are sourced and sunk by this pin.
11	Current Sense 2	A voltage proportional to inductor current is connected to this input. PWM 2 uses this information to terminate conduction of output switch Q2.
12	Compensation 2	This pin is the output of Error Amplifier 2 and is made available for loop compensation.
13	Voltage Feedback 2	This pin is the inverting input of Error Amplifier 2. It is normally connected to the switching power supply output through a resistor divider.
14	Drive Output 2 Enable	A logic low at this input disables Drive Output 2.
15	V_{ref}	This is the 5.0 V reference output. It can provide bias for any additional system circuitry.
16	V_{CC}	This pin is the positive supply of the control IC. The minimum operating voltage range after startup is 11 V to 15.5 V.

3

Figure 1. Timing Resistor versus Oscillator Frequency




Figure 2. Maximum Output Duty Cycle versus Oscillator Frequency




Figure 3. Error Amp Small-Signal Transient Response





Figure 4. Error Amp Large-Signal Transient Response



3

Figure 5. Error Amp Open Loop Gain and Phase versus Frequency




Figure 6. Current Sense Input Threshold versus Error Amp Output Voltage




Figure 7. Reference Voltage Change versus Source Current






Figure 8. Reference Short Circuit Current versus Temperature



3

ΔV_O, OUTPUT VOLTAGE CHANGE (2.0 mV/DIV)

Figure 9. Reference Load Regulation



1.0 ms/DIV

ΔV_O, OUTPUT VOLTAGE CHANGE (2.0 mV/DIV)

Figure 10. Reference Line Regulation



1.0 ms/DIV

Figure 11. Output Saturation Voltage versus Load Current






Figure 12. Output Waveform



50 ns/DIV


VO2, OUTPUT VOLTAGE 2; VO1, OUTPUT VOLTAGE 1
ICC, SUPPLY CURRENT

Figure 13. Output Cross Conduction Current



100 ns/DIV

Figure 14. Supply Current versus Supply Voltage



MC34065 MC33065

OPERATING DESCRIPTION

The MC34065 series are high performance, fixed frequency, dual channel current mode controllers specifically designed for Off-Line and dc-to-dc converter applications. These devices offer the designer a cost effective solution with minimal external components where independent regulation of two power converters is required. The Representative Block Diagram is shown in Figure 15. Each channel contains a high gain error amplifier, current sensing comparator, pulse width modulator latch, and totem pole output driver. The oscillator, reference regulator, and undervoltage lock-out circuits are common to both channels.

Oscillator

The unique oscillator configuration employed features precise frequency and duty cycle control. The frequency is programmed by the values selected for the timing components R_T and C_T . Capacitor C_T is charged and discharged by an equal magnitude internal current source and sink, generating a symmetrical 50 percent duty cycle waveform at Pin 2. The oscillator peak and valley thresholds are 3.5 V and 1.6 V respectively. The source/sink current magnitude is controlled by resistor R_T . For proper operation over temperature it must be in the range of 4.0 k Ω to 16 k Ω as shown in Figure 1.

As C_T charges and discharges, an internal blanking pulse is generated that alternately drives the center inputs of the upper and lower NOR gates high. This, in conjunction with a precise amount of delay time introduced into each channel, produces well defined non-overlapping output duty cycles. Output 2 is enabled while C_T is charging, and Output 1 is enabled during the discharge. Figure 2 shows the Maximum Output Duty Cycle versus Oscillator Frequency. Note that even at 500 kHz, each output is capable of approximately 44% on-time, making this controller suitable for high frequency power conversion applications.

In many noise sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal as shown in Figure 17. For reliable locking, the free-running oscillator frequency should be set about 10% less than the clock frequency. Referring to the timing diagram shown in Figure 16, the rising edge of the clock signal applied to the Sync input, terminates charging of C_T and Drive Output 2 conduction. By tailoring the clock waveform symmetry, accurate duty cycle clamping of either output can be achieved. A circuit method for this, and multi-unit synchronization, is shown in Figure 18.

Error Amplifier

Each channel contains a fully-compensated Error Amplifier with access to the inverting input and output. The amplifier features a typical dc voltage gain of 100 dB, and a unity gain bandwidth of 1.0 MHz with 71° of phase margin (Figure 5). The noninverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input through a resistor divider. The maximum input bias current is -1.0 μ A which will cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp output (Pin 5, 12) is provided for external loop compensation. The output voltage is offset by two diode

drops (≈ 1.4 V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no pulses appear at the Drive Output (Pin 7, 10) when the error amplifier output is at its lowest state (V_{OL}). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft-start interval (Figures 20, 21).

The minimum allowable Error Amp feedback resistance is limited by the amplifier's source current (0.5 mA) and the output voltage (V_{OH}) required to reach the comparator's 0.5 V clamp level with the inverting input at ground. This condition happens during initial system startup or when the sensed output is shorted:

$$R_{f(\min)} \approx \frac{3.0 (0.5 \text{ V}) + 1.4 \text{ V}}{0.5 \text{ mA}} = 5800 \Omega$$

Current Sense Comparator and PWM Latch

The MC34065 operates as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier output. Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator-PWM Latch configuration used ensures that only a single pulse appears at the Drive Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting a ground-referenced sense resistor R_S in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 6, 11) and compared to a level derived from the Error Amp output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 5, 12 where:

$$I_{pk} = \frac{V(\text{Pin 5, 12}) - 1.4 \text{ V}}{3 R_S}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 0.5 V. Therefore the maximum peak switch current is:

$$I_{pk(\max)} = \frac{0.5 \text{ V}}{R_S}$$

When designing a high power switching regulator it may be desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 19. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(\max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense input with a time constant that approximates the spike duration will usually eliminate the instability, refer to Figure 24.

MC34065 MC33065

Figure 15. Representative Block Diagram





Figure 16. Timing Diagram



3

Undervoltage Lockout

Two Undervoltage Lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stages are enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 14 V and 10 V respectively. The hysteresis and low startup current makes these devices ideally suited to off-line converter applications where efficient bootstrap startup techniques are required (Figure 28). The V_{ref} comparator disables the Drive Outputs until the internal circuitry is functional. This comparator has upper and lower thresholds of 3.6 V and 3.4 V. A 17 V zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC and power MOSFET gate from excessive voltage that can occur during system startup. The guaranteed minimum operating voltage after turn-on is 11 V.

Drive Outputs and Drive Ground

Each channel contains a single totem-pole output stage that is specifically designed for direct drive of power MOSFETs. The Drive Outputs are capable of up to ± 1.0 A peak current with a typical rise and fall time of 28 ns with a 1.0 nF load. Internal circuitry has been added to keep the outputs in a sinking mode whenever an Undervoltage Lockout is active. This characteristic eliminates the need for an external pull-down resistor. Cross-conduction current in the totem-pole output stage has been minimized for high speed operation, as shown in Figure 13. The average added power due to cross-conduction with $V_{CC} = 15$ V is only 60 mW at 500 kHz.

Although the Drive Outputs were optimized for MOSFETs, they can easily supply the negative base current required by bipolar NPN transistors for enhanced turn-off (Figure 25). The outputs do not contain internal current limiting, therefore an external series resistor may be required to prevent the peak output current from exceeding the 1.0 A maximum rating. The sink saturation (V_{OL}) is less than 0.4 V at 100 mA.

A separate Drive Ground pin is provided and, with proper implementation, will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. Figure 23 shows the proper ground connections required for current sensing power MOSFET applications.

Drive Output 2 Enable Pin

This input is used to enable Drive Output 2. Drive Output 1 can be used to control circuitry that must run continuously such as volatile memory and the system clock, or a remote controlled receiver, while Drive Output 2 controls the high power circuitry that is occasionally turned off.


Reference

The 5.0 V bandgap reference is trimmed to $\pm 2.0\%$ tolerance at $T_J = 25^\circ\text{C}$. The reference has short circuit protection and is capable of providing in excess of 30 mA for powering any additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μF) connected directly to V_{CC} and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage-divider should be located close to the IC and as far as possible from the power switch and other noise generating components.

Figure 17. External Clock Synchronization



The external diode clamp is required if the negative Sync current is greater than -5.0 mA.

Figure 18. External Duty Cycle Clamp and Multi-Unit Synchronization




Figure 19. Adjustable Reduction of Clamp Level




Figure 20. Soft-Start Circuit





Figure 21. Adjustable Reduction of Clamp Level with Soft-Start




Where: $0 \leq V_{Clamp} \leq 0.5 \text{ V}$

$$I_{pk(max)} = \frac{V_{Clamp}}{R_S}$$

$$V_{Clamp} \approx \frac{1.67}{\left(\frac{R_2}{R_1} + 1\right)}$$


$$I_{Soft-Start} = \ln\left(\frac{1}{1 - \frac{V_C}{3V_{Clamp}}}\right) C \frac{R_1 R_2}{R_1 + R_2}$$

Figure 22. MOSFET Parasitic Oscillations




Series gate resistor R_g may be needed to damp high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit. R_g will decrease the MOSFET switching speed. Schottky diode D1 is required if circuit ringing drives the output pin below ground.

Figure 23. Current Sensing Power MOSFET




Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over current conditions, a reduction of the $I_{pk(max)}$ clamp level must be implemented. Refer to Figures 19 and 21.

Figure 24. Current Waveform Spike Suppression



The addition of the RC filter will eliminate instability caused by the leading edge spike on the current waveform.

Figure 25. Bipolar Transistor Drive



The totem-pole outputs can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C1.

Figure 26. Isolated MOSFET Drive





Figure 27. Dual Charge Pump Converter



The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The positive output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.

