

# High Performance Dual Channel Current Mode Controller

The MC34065 is a high performance, fixed frequency, dual current mode controllers. It is specifically designed for off-line and dc-to-dc converter applications offering the designer a cost effective solution with minimal external components. This integrated circuit feature a unique oscillator for precise duty cycle limit and frequency control, a temperature compensated reference, two high gain error amplifiers, two current sensing comparators, Drive Output 2 Enable pin, and two high current totem pole outputs ideally suited for driving power MOSFETs.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, and a latch for single pulse metering of each output.

The MC34065 and MC33065 are available in dual-in-line and surface mount packages.

- Unique Oscillator for Precise Duty Cycle Limit and Frequency Control
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Separate Latching PWMs for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- Drive Output 2 Enable Pin
- Two High Current Totem Pole Outputs
- Input Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current

#### Representative Block Diagram V<sub>CC Q</sub> 16 $V_{CC}$ 5.0 V Undervoltage V<sub>ref</sub> O Reference Lockout V<sub>ref</sub> Undervoltage ₹R Lockout Sync Input O R₁ ö Drive Oscillator C<sub>T</sub> O Output 1 Latching PWM I Voltage Feedback 1 Error Current Amp 1 Sense 1 Compensation 1 O-Drive Drive Output 2 O Enable 14 10 Output 2 Latching Voltage Feedback 2 13 Erro Current Amp 2 Compensation 2 Gnd o 8 Drive Gnd 9 This device contains 208 active transistors.

## MC34065 MC33065

# HIGH PERFORMANCE DUAL CHANNEL CURRENT MODE CONTROLLER


SEMICONDUCTOR
TECHNICAL DATA

P SUFFIX PLASTIC PACKAGE CASE 648



DW SUFFIX PLASTIC PACKAGE CASE 751G (SO-16L)





#### ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC34065DW	T 0:4- 70:0	SO-16L
MC34065P	$T_A = 0^{\circ} \text{ to } +70^{\circ} \text{C}$	Plastic DIP
MC33065DW	T 40:1: 05:0	SO16L
MC33065P	T <sub>A</sub> = -40° to +85°C	Plastic DIP

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	(ICC + IZ)	50	mA
Output Current, Source or Sink (Note 1)	lo	1.0	Α
Output Energy (Capacitive Load per Cycle)	w	5.0	μJ
Current Sense, Enable, and Voltage Feedback Inputs	Vin	-0.3 to +5.5	V
Sync Input High State (Voltage) Low State (Reverse Current)	V <sub>IH</sub>	5.5 -5.0	V mA
Error Amp Output Sink Current	10	10	mA
Power Dissipation and Thermal Characteristics DW Suffix. Plastic Package Case 751G Maximum Power Dissipation @ T <sub>A</sub> = 25°C Thermal Resistance, Junction-to-Air	P <sub>D</sub> R <sub>6</sub> JA	862 145	mW °C/W
P Suffix, Plastic Package Case 648  Maximum Power Dissipation @ T <sub>A</sub> ≈ 25 °C  Thermal Resistance, Junction–to–Air  Operating Junction Temperature	P <sub>D</sub> R <sub>θ</sub> JA	1.25 100 +150	°C/W
Operating Ambient Temperature MC34065 MC33065	TA	0 to +70 -40 to +85	°C
Storage Temperature Range	Tstg	-65 to +150	-C

NOTE: ESD data available upon request.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = 15 V [Note 2],  $R_T$  = 8.2  $k\Omega$ ,  $C_T$  = 3.3 nF, for typical values  $T_A$  = 25°C, for min/max values TA is the operating ambient temperature range that applies [Note 3].)

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION		•			
Reference Output Voltage (I <sub>O</sub> = 1.0 mA, T <sub>J</sub> = 25°C)	V <sub>ref</sub>	4.9	5.0	5.1	٧
Line Regulation (V <sub>CC</sub> = 11 V to 15 V)	Regline		2.0	20	m∨
Load Regulation (I <sub>O</sub> = 1.0 mA to 10 mA)	Regload	_	3.0	25	m۷
Total Output Variation over Line, Load, and Temperature	V <sub>ref</sub>	4.85	_	5.15	V
Output Short Circuit Current	¹sc	30	100	_	mA
OSCILLATOR AND PWM SECTIONS			-		
Total Frequency Variation over Line and Temperature	fosc				kHz
$V_{CC} = 11 \text{ V to } 15 \text{ V. } T_A = T_{low} \text{ to } T_{high}$		1	i		l
MC34065		46.5	49	51.5	l
MC33065		45	49	53	1
Frequency Change with Voltage (V <sub>CC</sub> = 11 V to 15 V)	.Δf <sub>OSC</sub> /ΔV		0.2	1.0	%
Duty Cycle at each Output					%
Maximum	DC <sub>max</sub>	46	49.5	52	
Minimum	DCmin	} -	-	0	
Sync Input Current					μΑ
High State (V <sub>in</sub> = 2.4 V)	lін	-	170	250	
Low State (V <sub>in</sub> = 0.8 V)	lii.	_	80	160	

NOTES: 1. Maximum package power dissipation limits must be observed.

2. Adjust VCC above the startup threshold before setting to 15 V.

<sup>3.</sup> Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible:

Tlow = 0 C for the MC34065
Tlow = -40 C for the MC33065
Thigh = +70 C for MC33065
Thigh = 0 V MC33065
Thigh = +85 C for MC33065
Thigh = +85 C for MC33065

<sup>5.</sup> Comparator gain is defined as AV =  $\frac{\Delta V \text{ Compensation}}{\Delta V \text{ Current Sense}}$ 

ELECTRICAL CHARACTERISTICS (continued) (V<sub>CC</sub> = 15 V [Note 2], R<sub>T</sub> = 8.2 kΩ, C<sub>T</sub> = 3.3 nF, for typical values T<sub>A</sub> = 25°C, for min/max values TA is the operating ambient temperature range that applies [Note 3].)

Characteristics	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIERS					
Voltage Feedback Input (V <sub>O</sub> = 2.5 V)	V <sub>FB</sub>	2.42	2.5	2.58	٧
Input Bias Current (VFB = 5.0 V)	Iв		- 0.1	-1.0	μА
Open Loop Voltage Gain (VO = 2.0 to 4.0 V)	AVOL	65	100		dB
Unity Gain Bandwidth (T <sub>J</sub> = 25°C)	BW	0.7	1.0	_	MHz
Power Supply Rejection Ratio (V <sub>CC</sub> = 11 V to 15 V)	PSRR	60	90	_	dB
Output Current Source (VO = 3.0 V, VFB = 2.3 V)	I <sub>source</sub>	-0,45	-1.0	_	mA
Sink (V <sub>O</sub> = 1.2 V, V <sub>FB</sub> = 2.7 V)	Isink	2.0	12	_	
Output Voltage Swing High State (R <sub>L</sub> = 15 k to ground, V <sub>FB</sub> = 2.3 V) Low State (R <sub>L</sub> = 15 k to V <sub>ref</sub> , V <sub>FB</sub> = 2.7 V)	VOH VOI	5.0	6.2 0.8	- 1.1	V
CURRENT SENSE SECTION	Ų.			<del></del>	
Current Sense Input Voltage Gain (Notes 4 and 5)	Av	2.75	3.0	3.25	V/V
Maximum Current Sense Input Threshold (Note 4)	V <sub>th</sub>	430	480	530	mV
Input Bias Current	IIB	_	-2.0	-10	μA
Propagation Delay (Current Sense Input to Output)	tPLN(In/Out)		150	300	ns
DRIVE OUTPUT 2 ENABLE PIN	1	•	L	L	
Enable Pin Voltage					V
High State (Output 2 Enabled) Low State (Output 2 Disabled)	V <sub>IH</sub> V <sub>IL</sub>	3.5 0	-	V <sub>ref</sub> 1.5	
Low State Input Current (V <sub>IL</sub> = 0 V)	l <sub>IB</sub>	100	250	400	μА
DRIVE OUTPUTS					
Output Voltage					V
Low State (I <sub>sink</sub> = 20 mA)	VOL	-	0.1	0.4	
(I <sub>sink</sub> = 200 mA)		-	1.6	2.5	
High State (I <sub>source</sub> = 20 mA)	Voн	13 12	13.5 13.4	_	
(I <sub>Source</sub> = 200 mA)  Output Voltage with UVLO Activated (V <sub>CC</sub> = 6.0 V. I <sub>SinK</sub> = 1.0 mA)	V <sub>OL(UVLO)</sub>		0.1	1.1	V
Output Voltage Rise Time (C <sub>1</sub> = 1.0 nF)	t <sub>r</sub>		28	150	ns
Output Voltage Fall Time (Ct = 1.0 nF)	tf		25	150	ns
UNDERVOLTAGE LOCKOUT SECTION	<u> </u>			1 ,00	
Startup Threshold	V <sub>th</sub>	13	14	15	V
Minimum Operating Voltage After Turn-On	VCC(min)	9.0	10	11	v
TOTAL DEVICE	· CO(min)	•.•		I <u> </u>	
Power Supply Current	¹cc			<u> </u>	mA
Startup (V <sub>CC</sub> = 12 V) Operating (Note 2)	.00	_	0.6 20	1.0 25	
Power Supply Zener Voltage (I <sub>CC</sub> = 30 mA)	٧z	15.5	17	19	V

NOTES: 1. Maximum package power dissipation limits must be observed.

<sup>2.</sup> Adjust V<sub>CC</sub> above the startup threshold before setting to 15 V. 2. Adjust VCC above the standp thresholded a sensing to 15 v.

3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible:

Tlow = 0°C for the MC34065

Thigh = +70°C for MC34065

Thigh = +85°C for MC33065

4. This parameter is measured at the latch trip point with V<sub>FB</sub> = 0 V

<sup>5.</sup> Comparator gain is defined as AV =  $\frac{\Delta V}{\Delta V}$  Compensation Current Sense

#### PIN FUNCTION DESCRIPTION

Function	Description	
Sync Input	A narrow rectangular waveform applied to this input will synchronize the oscillator. A dc vol within the range of 2.4 V to 5.5 V will inhibit the oscillator.	
CT	Timing capacitor C <sub>T</sub> connects from this pin to ground setting the free–running oscillator fre range.	
R <sub>T</sub>	Resistor RT connects from this pin to ground precisely setting the charge current for CT. RT must be between 4.0 k and 16 k.	
Voltage Feedback 1	This pin is the inverting input of Error Amplifier 1. It is normally connected to the switching power supply output through a resistor divider.	
Compensation 1	This pin is the output of Error Amplifier 1 and is made available for loop compensation.	
Current Sense 1	A voltage proportional to the inductor current is connected to this input. PWM 1 uses this information to terminate conduction of output switch Q1.	
Drive Output 1	This pin directly drives the gate of a power MOSFET Q1. Peak currents up to 1.0 A are sourced and sunk by this pin.	
Gnd	This pin is the control circuitry ground return and is connected back to the source ground.	
Drive Gnd	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.	
Drive Output 2	This pin directly drives the gate of a power MOSFET Q2. Peak currents up to 1.0 A are sourced and sunk by this pin.	
Current Sense 2	A voltage proportional to inductor current is connected to this input. PWM 2 uses this information to terminate conduction of output switch Q2.	
Compensation 2	This pin is the output of Error Amplifier 2 and is made available for loop compensation.	
Voltage Feedback 2	This pin is the inverting input of Error Amplifier 2. It is normally connected to the switching pow supply output through a resistor divider.	
Drive Output 2 Enable	A logic low at this input disables Drive Output 2.	
V <sub>ref</sub>	This is the 5.0 V reference output. It can provide bias for any additional system circuitry.	
VCC	This pin is the positive supply of the control IC. The minimum operating voltage range after startuis 11 V to 15.5 V.	
	Sync Input  CT  RT  Voltage Feedback 1  Compensation 1  Current Sense 1  Drive Output 1  Gnd  Drive Gnd  Drive Gnd  Drive Gnd  Current Sense 2  Compensation 2  Voltage Feedback 2  Drive Output 2 Enable  Vref	

Figure 1. Timing Resistor versus Oscillator Frequency 16 R<sub>T</sub>, TIMING RESISTOR (kΩ) 12 5.0 nF - 330 p 2.2 nF 6.0 V<sub>CC</sub> = 15 V T<sub>A</sub> = 25°C 4.0 10 k 50 k 100 k 300 k 500 k 1.0 M fosc, OSCILLATOR FREQUENCY (Hz)




Figure 3. Error Amp Small-Signal Transient Response

VCC = 15 V
AV = -1.0
TA = 25°C

1.0 µs/DIV

2.45


Figure 4. Error Amp Large—Signal Translent Response


VCC = 15 V AV = -1.0 TA = 25°C


2.5 V


Figure 5. Error Amp Open Loop Gain and Phase versus Frequency 100 0 A<sub>VOL</sub>, OPEN LOOP VOLTAGE GAIN (dB) V<sub>CC</sub> = 15 V V<sub>O</sub> = 1.5 V to 2.5 V 80 EXCESS PHASE (DEGREES) Gair RL = 100 k  $T_A = 25^{\circ}C$ 60 40 Phase 20 0 150 ↔ -20 180 10 1.0 k 10 k 100 k 1.0 M 10 M


f, FREQUENCY (Hz)























#### **OPERATING DESCRIPTION**

The MC34065 series are high performance, fixed frequency, dual channel current mode controllers specifically designed for Off-Line and dc-to-dc converter applications. These devices offer the designer a cost effective solution with minimal external components where independent regulation of two power converters is required. The Representative Block Diagram is shown in Figure 15. Each channel contains a high gain error amplifier, current sensing comparator, pulse width modulator latch, and totem pole output driver. The oscillator, reference regulator, and undervoltage lock-out circuits are common to both channels.

#### Oscillator

The unique oscillator configuration employed features precise frequency and duty cycle control. The frequency is programmed by the values selected for the timing components RT and CT. Capacitor CT is charged and discharged by an equal magnitude internal current source and sink, generating a symmetrical 50 percent duty cycle waveform at Pin 2. The oscillator peak and valley thresholds are 3.5 V and 1.6 V respectively. The source/sink current magnitude is controlled by resistor RT. For proper operation over temperature it must be in the range of 4.0  $\rm k\Omega$  to 16  $\rm k\Omega$  as shown in Figure 1.

As C<sub>T</sub> charges and discharges, an internal blanking pulse is generated that alternately drives the center inputs of the upper and lower NOR gates high. This, in conjunction with a precise amount of delay time introduced into each channel, produces well defined non-overlapping output duty cycles. Output 2 is enabled while C<sub>T</sub> is charging, and Output 1 is enabled during the discharge. Figure 2 shows the Maximum Output Duty Cycle versus Oscillator Frequency. Note that even at 500 kHz, each output is capable of approximately 44% on-time, making this controller suitable for high frequency power conversion applications.

In many noise sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal as shown in Figure 17. For reliable locking, the free—running oscillator frequency should be set about 10% less than the clock frequency. Referring to the timing diagram shown in Figure 16, the rising edge of the clock signal applied to the Sync input, terminates charging of CT and Drive Output 2 conduction. By tailoring the clock waveform symmetry, accurate duty cycle clamping of either output can be achieved. A circuit method for this, and multi-unit synchronization, is shown in Figure 18.

#### **Error Amplifier**

Each channel contains a fully-compensated Error Amplifier with access to the inverting input and output. The amplifier features a typical dc voltage gain of 100 dB, and a unity gain bandwidth of 1.0 MHz with 71° of phase margin (Figure 5). The noninverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input through a resistor divider. The maximum input bias current is –1.0 µA which will cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp output (Pin 5, 12) is provided for external loop compensation. The output voltage is offset by two diode

drops ( $\approx$ 1.4 V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no pulses appear at the Drive Output (Pin 7, 10) when the error amplifier output is at its lowest state ( $V_{OL}$ ). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft–start interval (Figures 20. 21).

The minimum allowable Error Amp feedback resistance is limited by the amplifier's source current (0.5 mA) and the output voltage (V<sub>OH</sub>) required to reach the comparator's 0.5 V clamp level with the inverting input at ground. This condition happens during initial system startup or when the sensed output is shorted:

$$R_{f(min)} \approx \frac{3.0 (0.5 V) + 1.4 V}{0.5 mA} = 5800 \Omega$$

#### **Current Sense Comparator and PWM Latch**

The MC34065 operates as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier output. Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator-PWM Latch configuration used ensures that only a single pulse appears at the Drive Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting a ground-referenced sense resistor Rs in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 6, 11) and compared to a level derived from the Error Amp output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 5, 12 where:

$$I_{pk} = \frac{V_{(Pin 5, 12)} - 1.4 V}{3 R_{S}}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 0.5 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{0.5 \text{ V}}{R_S}$$

When designing a high power switching regulator it may be desirable to reduce the internal clamp voltage in order to keep the power dissipation of R<sub>S</sub> to a reasonable level. A simple method to adjust this voltage is shown in Figure 19. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the l<sub>pk</sub>(max) clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense input with a time constant that approximates the spike duration will usually eliminate the instability, refer to Figure 24.





Figure 16. Timing Diagram



#### Undervoltage Lockout

Two Undervoltage Lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stages are enabled. The positive power supply terminal (VCC) and the reference output (Vref) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The VCC comparator upper and lower thresholds are 14 V and 10 V respectively. The hysteresis and low startup current makes these devices ideally suited to off-line converter applications where efficient bootstrap startup techniques are required (Figure 28). The V<sub>ref</sub> comparator disables the Drive Outputs until the internal circuitry is functional. This comparator has upper and lower thresholds of 3.6 V and 3.4 V. A 17 V zener is connected as a shunt regulator from VCC to ground. Its purpose is to protect the IC and power MOSFET gate from excessive voltage that can occur during system startup. The guaranteed minimum operating voltage after turn-on is 11 V.

#### **Drive Outputs and Drive Ground**

Each channel contains a single totem—pole output stage that is specifically designed for direct drive of power MOSFETs. The Drive Outputs are capable of up to  $\pm 1.0$  A peak current with a typical rise and fall time of 28 ns with a 1.0 nF load. Internal circuitry has been added to keep the outputs in a sinking mode whenever an Undervoltage Lockout is active. This characteristic eliminates the need for an external pull—down resistor. Cross—conduction current in the totem—pole output stage has been minimized for high speed operation, as shown in Figure 13. The average added power due to cross—conduction with  $V_{\rm CC}=15$  V is only 60 mW at 500 kHz.

Although the Drive Outputs were optimized for MOSFETs, they can easily supply the negative base current required by bipolar NPN transistors for enhanced turn-off (Figure 25). The outputs do not contain internal current limiting, therefore an external series resistor may be required to prevent the peak output current from exceeding the 1.0 A maximum rating. The sink saturation (VOL) is less than 0.4 V at 100 mA.

A separate Drive Ground pin is provided and, with proper implementation, will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the lpk(max) clamp level. Figure 23 shows the proper ground connections required for current sensing power MOSFET applications.

#### Drive Output 2 Enable Pin

This input is used to enable Drive Output 2. Drive Output 1 can be used to control circuitry that must run continuously such as volatile memory and the system clock, or a remote controlled receiver, while Drive Output 2 controls the high power circuitry that is occasionally turned off.

#### Reference


The 5.0 V bandgap reference is trimmed to ±2.0% tolerance at T<sub>J</sub> = 25°C. The reference has short circuit protection and is capable of providing in excess of 30 mA for powering any additional control system circuitry.


#### **Design Considerations**

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μF) connected directly to V<sub>CC</sub> and V<sub>ref</sub> may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage-divider should be located close to the IC and as far as possible from the power switch and other noise generating components.

Figure 17. External Clock Synchronization

Figure 18. External Duty Cycle Clamp and Multi-Unit Synchronization





The external diode clamp is required if the negative Sync current is greater than  $-5.0 \ \text{mA}$ .

Figure 19. Adjustable Reduction of Clamp Level




Figure 20. Soft-Start Circuit




Figure 21. Adjustable Reduction of Clamp Level with Soft-Start






Figure 22. MOSFET Parasitic Oscillations




Series gate resistor  $R_g$  may be needed to damp high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.  $R_g$  will decrease the MOSFET switching speed. Schottky diode D1 is required if circuit ringing drives the output pin below ground.

Figure 23. Current Sensing Power MOSFET




Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over current conditions, a reduction of the  $I_{pk(max)}$  clamp level must be implemented. Refer to Figures 19 and 21.

Figure 24. Current Waveform Spike Suppression



The addition of the RC filter will eliminate instability caused by the leading edge spike on the current waveform.

Figure 25. Bipolar Transistor Drive



The totem-pole outputs can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C1.

Figure 26. Isolated MOSFET Drive






Figure 27. Dual Charge Pump Converter



The capacitor's equivalent series resistance must limit the Drive Output current to 1 0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The positive output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.


Figure 28. 125 Watt Off-Line Converter




Test	Conditions	Results
Line Regulation 100 V Output ±12 V Outputs 9.0 V Output	V <sub>in</sub> = 92 to 138 Vac I <sub>O</sub> = 1.0 A I <sub>O</sub> = ±1.0 A I <sub>O</sub> = 0.1 A	$\Delta$ = 40 mV or ±0.02% $\Delta$ = 32 mV or ±0.13% $\Delta$ = 55 mV or ±0.31%
Load Regulation 100 V Output ±12 V Outputs 9.0 V Output	V <sub>in</sub> = 115 Vac I <sub>O</sub> = 0.25 A to 1.0 A I <sub>O</sub> = ±0.25 A to ±1.0 A I <sub>O</sub> = 0.08 A to 0.1 A	$\Delta$ = 50 mV or ±0.025% $\Delta$ = 320 mV or ±1.2% $\Delta$ = 234 mV or ±1.3%
Output Ripple 100 V Output ±12 V Outputs 9.0 V Output	V <sub>in</sub> = 115 Vac I <sub>O</sub> = 1.0 A I <sub>O</sub> = ±1.0 A I <sub>O</sub> = 0.1 A	40 mVpp 100 mVpp 60 mVpp
Short Circuit Current 100 V Output ±12 V Outputs 9.0 V Output	$V_{in}$ = 115 Vac, $R_L$ = 0.1 $\Omega$	4.3 A 17 A Output Hiccups
Efficiency	Vin = 115 Vac, PO = 125 W	86%

- T1 468 μH per section at 2.5 A. Coilcraft E3496A.
- T2 Primary: 156 Turns, #34 AWG Primary Feedback: 19 Turns, #34 AWG Secondary: 17 Turns, #28 AWG Core: TDK H7C1EE22–Z Bobbin: BE22–6H Gap: ©.001" for a primary inductance of 6.8 mH
- T3 Primary: 56 Turns, #23 AWG
  (2 strands) Billilar Wound
  Secondary: ±12 V, 4 Turns, #23 AWG
  (4 strands) Quadfiliar Wound
  Secondary 100 V: 32 Turns, #23 AWG
  (2 strands) Billilar Wound
  Core: Ferroxcube EEC 40–3C8
  Bobbin: Ferroxcube 40–1112CP
  Gap: =0.030" for a primary
  inductance of 212 µH
- L1, L3, L4 25 µH at 1.0 A. Coilcraft Z7157.
- $L2-\ 10\ \mu H$  at 3.0 A. Coilcraft PCV-0-010-03.

Figure 29. 125 Watt Off-Line Converter





\*100 V and ±12 V Shutdown