


**KK74ACT175**

## **Quad D Flip-Flop with Common Clock and Reset High-Speed Silicon-Gate CMOS**

The KK74ACT175 is identical in pinout to the LS/ALS175, HC/HCT175. The KK74ACT175 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

This device consists of four D flip-flops with common Reset and Clock inputs, and separate D inputs. Reset (active-low) is asynchronous and occurs when a low level is applied to the Reset input. Information at a D input is transferred to the corresponding Q output on the next positive-going edge of the Clock input.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A; 0.1  $\mu$ A @ 25°C
- Outputs Source/Sink 24 mA


**ORDERING INFORMATION**

KK74ACT175N Plastic

KK74ACT175D SOIC

 $T_A = -40^\circ \text{ to } 85^\circ \text{ C}$  for all packages**PIN ASSIGNMENT**

RESET	1 ●	16	V <sub>CC</sub>
Q0	2	15	Q3
$\overline{Q}_0$	3	14	$\overline{Q}_3$
D0	4	13	D3
D1	5	12	D2
$\overline{Q}_1$	6	11	$\overline{Q}_2$
Q1	7	10	Q2
GND	8	9	CLOCK

**LOGIC DIAGRAM****FUNCTION TABLE**

		Inputs		Outputs	
Reset	Clock	D	Q	$\overline{Q}$	
L	X	X	L	H	
H	/	H	H	L	
H	/	L	L	H	
H	L	X	no change		

X = Don't care

## **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T <sub>tsg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V	
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V	
T <sub>J</sub>	Junction Temperature (PDIP)		140	°C	
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C	
I <sub>OH</sub>	Output Current - High		-24	mA	
I <sub>OL</sub>	Output Current - Low		24	mA	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time * (except Schmitt Inputs)	V <sub>CC</sub> =4.5 V V <sub>CC</sub> =5.5 V	0 0	10 8.0	ns/V

\* V<sub>IN</sub> from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	I <sub>OUT</sub> ≤ -50 μA	4.5 5.5	4.4 5.4	4.4 5.4	V
		*V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> =-24 mA I <sub>OH</sub> =-24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	I <sub>OUT</sub> ≤ 50 μA	4.5 5.5	0.1 0.1	0.1 0.1	V
		*V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> =24 mA I <sub>OL</sub> =24 mA	4.5 5.5	0.36 0.36	0.44 0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μA
ΔI <sub>CCT</sub>	Additional Max. I <sub>CC</sub> /Input	V <sub>IN</sub> =V <sub>CC</sub> - 2.1 V	5.5		1.5	mA
I <sub>OLD</sub>	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5		75	mA
I <sub>OHD</sub>	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	8.0	80	μA

\* All outputs loaded; thresholds on input associated with output under test.


+Maximum test duration 2.0 ms, one output loaded at a time.

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{pF}$ , Input  $t_r=t_f=3.0\text{ ns}$ )


Symbol	Parameter	Guaranteed Limits				Unit	
		25 °C		-40°C to 85°C			
		Min	Max	Min	Max		
$f_{max}$	Maximum Clock Frequency (Figure 1)	175		145		MHz	
$t_{PLH}$	Propagation Delay, Clock to Q or $\overline{Q}$ (Figure 1)	2.0	10.0	1.5	11.0	ns	
$t_{PHL}$	Propagation Delay, Clock to $\overline{Q}$ or Q (Figure 1)	2.0	11.0	1.5	12.0	ns	
$t_{PHL}, t_{PLH}$	Propagation Delay, Reset to Q or $\overline{Q}$ (Figure 2)	2.0	9.5	1.5	10.5	ns	
$C_{IN}$	Maximum Input Capacitance	4.5		4.5		pF	
$C_{PD}$	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0\text{ V}$			45	pF	

**TIMING REQUIREMENTS** ( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{pF}$ , Input  $t_r=t_f=3.0\text{ ns}$ )


Symbol	Parameter	Guaranteed Limits			Unit
		25 °C		-40°C to 85°C	
$t_{su}$ (H) (L)	Minimum Setup Time, Data to Clock (Figure 3)	2.0 2.5		2.0 2.5	ns
$t_h$	Minimum Hold Time, Clock to Data (Figure 3)	1.0		1.0	ns
$t_w$	Minimum Pulse Width, Reset (Figure 2)	3.0		4.0	ns
$t_w$	Minimum Pulse Width, Clock (Figure 1)	3.0		3.5	ns
$t_{rec}$	Minimum Recovery Time, Reset to Clock (Figure 2)	0		0	ns



**Figure 1. Switching Waveforms**






**Figure 2. Switching Waveforms**



**Figure 3. Switching Waveforms**


### EXPANDED LOGIC DIAGRAM






**N SUFFIX PLASTIC DIP  
(MS - 001BB)**

**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.



Symbol	Dimension, mm	
	MIN	MAX
<b>A</b>	18.67	19.69
<b>B</b>	6.1	7.11
<b>C</b>		5.33
<b>D</b>	0.36	0.56
<b>F</b>	1.14	1.78
<b>G</b>		2.54
<b>H</b>		7.62
<b>J</b>	0°	10°
<b>K</b>	2.92	3.81
<b>L</b>	7.62	8.26
<b>M</b>	0.2	0.36
<b>N</b>	0.38	

**D SUFFIX SOIC  
(MS - 012AC)**


Symbol	Dimension, mm	
	MIN	MAX
<b>A</b>	9.8	10
<b>B</b>	3.8	4
<b>C</b>	1.35	1.75
<b>D</b>	0.33	0.51
<b>F</b>	0.4	1.27
<b>G</b>		1.27
<b>H</b>		5.72
<b>J</b>	0°	8°
<b>K</b>	0.1	0.25
<b>M</b>	0.19	0.25
<b>P</b>	5.8	6.2
<b>R</b>	0.25	0.5

**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.