## Quad ADC with Diagnostics

## Data Sheet

## FEATURES

Programmable microphone bias (5 V to 9V) with diagnostics Four 10 V rms capable direct-coupled differential inputs
On-chip PLL for master clock
Low EMI design
106 dB ADC dynamic range
-95 dB THD + N
Selectable digital high-pass filter
24-bit ADC with 8 kHz to 192 kHz sample rates
Digital volume control with autoramp function
$1^{2} \mathrm{C} /$ SPI control
Software-controllable clickless mute
Software power-down
Right justified, left justified, I $I^{2}$ S justified, and TDM modes
Master and slave operation modes
40-lead LFCSP package
Qualified for automotive applications

## APPLICATIONS

Automotive audio systems
Active noise cancellation system

## GENERAL DESCRIPTION

The ADAU1977 incorporates four high performance analog-todigital converters (ADCs) with direct-coupled inputs capable of 10 V rms. The ADC uses multibit sigma-delta ( $\Sigma-\Delta$ ) architecture with continuous time front end for low EMI. The ADCs can be connected to the electret microphone (ECM) directly and provide the bias for powering the microphone. Built-in diagnostic circuitry detects faults on input lines and includes comprehensive diagnostics for faults on microphone inputs. The faults reported are short to battery, short to microphone bias, short to ground, short between positive and negative input pins, and open input terminals. In addition, each diagnostic fault is available as an IRQ flag for ease in system design. An $\mathrm{I}^{2} \mathrm{C} /$ SPI control port is also included. The ADAU1977 uses only a single 3.3 V supply. The part internally generates the microphone bias voltage. The microphone bias is programmable in a few steps from 5 V to 9 V . The low power architecture reduces the power consumption. An on-chip PLL can derive the master clock from an external clock input or frame clock (sample rate clock). When fed with a frame clock, the PLL eliminates the need for a separate high frequency master clock in the system. The ADAU1977 is available in a 40-lead LFCSP package.


Rev. A
Document Feedback

## ADAU1971

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description ..... 1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Analog Performance Specifications ..... 3
Diagnostic and Fault Specifications ..... 4
Digital Input/Output Specifications. ..... 5
Power Supply Specifications ..... 5
Digital Filters Specifications ..... 6
Timing Specifications ..... 7
Absolute Maximum Ratings ..... 9
Thermal Resistance ..... 9
ESD Caution ..... 9
Pin Configuration and Function Descriptions ..... 10
Typical Performance Characteristics ..... 12
Theory of Operation ..... 14
Overview ..... 14
Power Supply and Voltage Reference ..... 14
Power-On Reset Sequence ..... 14
PLL and Clock. ..... 15
DC-to-DC Boost Converter. ..... 16
Microphone Bias. ..... 17
Analog Inputs ..... 17
ADC ..... 21
ADC Summing Modes ..... 21
Diagnostics ..... 21
Serial Audio Data Output Ports-Data Format ..... 23
Control Ports ..... 28
$I^{2} \mathrm{C}$ Mode ..... 29
SPI Mode ..... 32
Register Summary ..... 34

## REVISION HISTORY

## 3/13—Rev. 0 to Rev. A

Changed CP-40-9 to CP-40-14...........................................Universal
Changes to Hysteresis AINxP and AINxN Shorted Together Parameter, Table 2. 4
Changes to Thermal Resistance Section and Table 8 .....  9
Changes to SPI Mode Section ..... 32
Register Details ..... 35
Master Power and Soft Reset Register ..... 35
PLL Control Register ..... 36
DC-to-DC Boost Converter Control Register ..... 37
MICBIAS and Boost Control Register ..... 38
Block Power Control and Serial Port Control Register. ..... 39
Serial Port Control Register1 ..... 40
Serial Port Control Register2 ..... 41
Channel Mapping for Output Serial Ports Register ..... 42
Channel Mapping for Output Serial Ports Register. ..... 44
Serial Output Drive and Overtemperature Protection Control Register ..... 46
Post ADC Gain Channel 1 Control Register ..... 47
Post ADC Gain Channel 2 Control Register. ..... 48
Post ADC Gain Channel 3 Control Register. ..... 49
Post ADC Gain Channel 4 Control Register. ..... 50
High-Pass Filter and DC Offset Control Register and Master Mute ..... 51
Diagnostics Control Register. ..... 52
Diagnostics Report Register Channel 1 ..... 53
Diagnostics Report Register Channel 2 ..... 54
Diagnostics Report Register Channel 3 ..... 55
Diagnostics Report Register Channel 4 ..... 56
Diagnostics Interrupt Pin Control Register 1 ..... 57
Diagnostics Interrupt Pin Control Register 2 ..... 58
Diagnostics Adjustments Register 1 ..... 59
Diagnostics Adjustments Register 2 ..... 60
ADC Clipping Status Register ..... 61
Digital DC High-Pass Filter and Calibration Register ..... 62
Applications Circuit ..... 63
Outline Dimensions ..... 64
Ordering Guide ..... 64
Automotive Products ..... 64
Changes to Channel Mapping for Output Serial Ports Register Section and Table 34 ..... 44
Changes to Figure 46 ..... 63
Changes to Ordering Guide ..... 64
1/13-Revision 0: Initial Version

## SPECIFICATIONS

Performance of all channels is identical, exclusive of the interchannel gain mismatch and interchannel phase deviation specifications. AVDDx $/$ IOVDD $=3.3 \mathrm{~V}$; DVDD (internally generated) $=1.8 \mathrm{~V} ; \mathrm{VBAT}=14.4 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted; master clock $=12.288 \mathrm{MHz}\left(48 \mathrm{kHz} \mathrm{fs}, 256 \times \mathrm{f}_{\mathrm{s}}\right.$ mode); input sample rate $=48 \mathrm{kHz}$; measurement bandwidth $=20 \mathrm{~Hz}$ to 20 kHz ; word width $=$ 24 bits; load capacitance $($ digital output $)=20 \mathrm{pF}$; load current $($ digital output $)= \pm 1 \mathrm{~mA}$; digital input voltage high $=2.0 \mathrm{~V}$; digital input voltage low $=0.8 \mathrm{~V}$.

## ANALOG PERFORMANCE SPECIFICATIONS

Table 1.


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Drift | 1 V rms, 1 kHz <br> $1 \mathrm{Vrms}, 20 \mathrm{kHz}$ <br> 100 mV rms, 1 kHz on AVDDx $=3.3 \mathrm{~V}$ | 0.6 |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Common-Mode Rejection Ratio (CMRR) |  | 60 |  |  |  |
|  |  | 56 |  |  |  |
| Power Supply Rejection Ratio (PSRR) |  | 70 |  |  | dB |
| Interchannel Isolation |  | 100 |  |  |  |
| Interchannel Phase Deviation |  | 0 |  |  | Degrees |
| REFERENCE |  |  |  |  |  |
| Internal Reference Voltage | VREF pin | 1.47 | 1.50 | 1.54 | V |
| Output Impedance |  |  | 20 |  | k $\Omega$ |
| ADC SERIAL PORT |  |  |  |  |  |
| Output Sample Rate |  | 8 |  | 192 | kHz |

${ }^{1}$ For $f_{s}$ ranging from 44.1 kHz to 192 kHz .

## DIAGNOSTIC AND FAULT SPECIFICATIONS

Applicable to differential microphone input using MICBIAS on AINxP and AINxN pins.
Table 2.

| Parameter | Test Conditions/ Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTVOLTAGE THRESHOLDS FOR FAULT DETECTION ${ }^{1}$ |  |  |  |  |  |
| Hysteresis AINxP or AINxN Shorted to VBAT | SHT_B_TRIP $=10$ | $0.79 \times$ VBAT | $0.85 \times$ VBAT | $0.86 \times$ VBAT | V |
|  | SHT_B_TRIP $=01$ | $0.84 \times$ VBAT | $0.9 \times$ VBAT | $0.91 \times$ VBAT | V |
|  | SHT_B_TRIP $=00$ | $0.89 \times$ VBAT | $0.95 \times$ VBAT | $0.96 \times$ VBAT | V |
|  | SHT_B_TRIP = 11 | $0.93 \times$ VBAT | $0.975 \times$ VBAT | $0.99 \times$ VBAT | V |
| Hysteresis AINxP and AINxN Shorted Together | SHT_T_TRIP $=00$ | MICBIAS(0.5 $\pm 0.015)$ | $\begin{aligned} & \text { MICBIAS(0.5 } \pm \\ & 0.035) \end{aligned}$ | $\begin{aligned} & \text { MICBIAS( } 0.5 \pm \\ & 0.047) \end{aligned}$ | V |
|  | SHT_T_TRIP = 01 | MICBIAS(0.5 $\pm 0.001$ ) | $\begin{aligned} & \text { MICBIAS( } 0.5 \pm \\ & 0.017) \end{aligned}$ | $\begin{aligned} & \text { MICBIAS( } 0.5 \pm \\ & 0.03) \end{aligned}$ | V |
|  | SHT_T_TRIP = 10 | MICBIAS(0.5 $\pm 0.05$ ) | $\begin{aligned} & \operatorname{MICBIAS}(0.5 \pm \\ & 0.071) \end{aligned}$ | $\begin{aligned} & \text { MICBIAS(0.5 } \pm \\ & 0.08) \end{aligned}$ | V |
| Hysteresis AINxP or AINxN Shorted to Ground | SHT_G_TRIP $=10$ | $0.04 \times$ VREF | $0.1 \times$ VREF | $0.13 \times$ VREF | V |
|  | SHT_G_TRIP $=01$ | $0.08 \times$ VREF | $0.133 \times$ VREF | $0.16 \times$ VREF | V |
|  | SHT_G_TRIP $=00$ | $0.12 \times$ VREF | $0.2 \times$ VREF | $0.22 \times$ VREF | V |
|  | SHT_G_TRIP = 11 | $0.19 \times$ VREF | $0.266 \times$ VREF | $0.28 \times$ VREF | V |
| Hysteresis AINxP Shorted to MICBIAS | SHT_M_TRIP = 10 | $0.82 \times$ MICBIAS | $0.85 \times$ MICBIAS | $0.89 \times$ MICBIAS | V |
|  | SHT_M_TRIP = 01 | $0.87 \times$ MICBIAS | $0.9 \times$ MICBIAS | $0.94 \times$ MICBIAS | V |
|  | SHT_M_TRIP $=00$ | $0.92 \times$ MICBIAS | $0.95 \times$ MICBIAS | $1.0 \times$ MICBIAS | V |
|  | SHT_M_TRIP = 11 | $0.95 \times$ MICBIAS | $0.975 \times$ MICBIAS | $1.0 \times$ MICBIAS | V |
| Hysteresis AINxP or AINxN Open Circuit ${ }^{2}$ | Refer to the AINxP shorted to MICBIAS and the AINxN shorted to ground specifications for upper and lower thresholds. |  |  |  |  |
| FAULT DURATION | Programmable | 10 | 100 | 150 | ms |
| ${ }^{1}$ The threshold limits are tested with VREF $=1.5 \mathrm{~V}$, MICBIAS $=5 \mathrm{~V}$ to 8.5 V , and VBAT $=11 \mathrm{~V}$ to 18 V set using an external source. When VBAT $\leq$ MICBIAS, a short to VBAT cannot be distinguished from a short to MICBIAS, and reporting a short to VBAT fault takes precedence over a short to MICBIAS fault. <br> ${ }^{2}$ The AINxP open terminal fault cannot be distinguished from the AINxN open terminal fault because the voltage at the AINxP and AINxN pins remain at MICBIAS and ground, respectively, when either of these two terminals becomes open circuit. |  |  |  |  |  |

## DIGITAL INPUT/OUTPUT SPECIFICATIONS

Table 3.

| Parameter | Test Conditions/Comments | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |
| High Level Input Voltage ( $\mathrm{V}_{\mathbf{H}}$ ) |  | $0.7 \times$ IOVDD |  | V |
| Low Level Input Voltage ( $\mathrm{V}_{\text {IL }}$ ) |  |  | $0.3 \times$ IOVDD | V |
| Input Leakage Current |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 5 | pF |
| OUTPUT |  |  |  |  |
| High Level Output Voltage ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\mathrm{l}_{\mathrm{OH}}=1 \mathrm{~mA}$ | IOVDD - 0.60 |  | V |
| Low Level Output Voltage (VoL) | $\mathrm{loL}=1 \mathrm{~mA}$ |  | 0.4 | V |

## POWER SUPPLY SPECIFICATIONS

$\mathrm{L}=4.7 \mu \mathrm{H}, \mathrm{AVDDx}=3.3 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{IOVDD}=3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{s}}=48 \mathrm{kHz}$ (master mode), unless otherwise noted.
Table 4.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DVDD | On-chip LDO | 1.62 | 1.8 | 1.98 | V |
| AVDDx |  | 3.0 | 3.3 | 3.6 | V |
| IOVDD |  | 1.62 | 3.3 | 3.6 | V |
| VBAT ${ }^{1}$ |  |  | 14.4 | 18 | V |
| IOVDD Current Normal Operation | Master clock $=256 \mathrm{fs}$ |  |  |  |  |
|  | $\mathrm{f}_{\mathrm{s}}=48 \mathrm{kHz}$ |  | 450 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{f}_{\mathrm{s}}=96 \mathrm{kHz}$ |  | 880 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{f}_{\mathrm{s}}=192 \mathrm{kHz}$ |  | 1.75 |  | mA |
| Power-Down | $\mathrm{f}_{\mathrm{s}}=48 \mathrm{kHz} \text { to } 192 \mathrm{kHz}$ |  | 20 |  | $\mu \mathrm{A}$ |
| AVDDx Current Normal Operation |  |  |  |  |  |
|  |  |  | 14 |  | mA |
|  | Boost off, 4-channel ADC, DVDD internal Boost on, 4-channel ADC, DVDD internal Boost off, 4-channel ADC, DVDD external Boost on, 4-channel ADC, DVDD external |  | 14.5 |  | mA |
|  |  |  | 9.6 |  | mA |
|  |  |  | 10.1 |  | mA |
| Power-Down Boost Converter Current Normal Operation |  |  | 270 |  | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |
|  | Boost on, 4-channel ADC, MICBIAS $=8.5 \mathrm{~V}$, no load <br> Boost on, 4-channel ADC, MICBIAS $=8.5 \mathrm{~V}, 42 \mathrm{~mA}$ |  | 34 |  | mA |
|  |  |  | 168 |  | mA |
| DVDD Current |  |  | 180 |  | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |
| Normal Operation | DVDD external $=1.8 \mathrm{~V}$ |  | 4.5 |  | mA |
| Power-Down |  |  | 65 |  | $\mu \mathrm{A}$ |
| VBAT Current | $\mathrm{VBAT}=14.4 \mathrm{~V}$ |  |  |  |  |
| Normal Operation |  |  | 575 | 625 | $\mu \mathrm{A}$ |
| Power-Down |  |  | 575 | 625 | $\mu \mathrm{A}$ |
| POWER DISSIPATION |  |  |  |  |  |
| Normal Operation <br> AVDDx <br> Power-Down, All Supplies | $\begin{aligned} & \text { Master clock }=256 \mathrm{fs}, 48 \mathrm{kHz} \\ & \mathrm{DVDD} \text { internal, MICBIAS }=8.5 \mathrm{~V} \text { at } 42 \mathrm{~mA} \text { load } \\ & \overline{\mathrm{PD}} / \overline{\mathrm{RST}} \text { pin held low } \end{aligned}$ |  | $\begin{aligned} & 265 \\ & 9 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |

[^0]
## ADAU1971

## DIGITAL FILTERS SPECIFICATIONS

Table 5.

| Parameter | Mode | Factor | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC DECIMATION FILTER <br> Pass Band <br> Pass-Band Ripple <br> Transition Band <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay | All modes, typical at $\mathrm{f}_{\mathrm{s}}=48 \mathrm{kHz}$ $\begin{aligned} & \mathrm{f}_{\mathrm{S}}=8 \mathrm{kHz} \text { to } 96 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{s}}=192 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 0.4375 \times f_{\mathrm{s}} \\ & 0.5 \times \mathrm{f}_{\mathrm{s}} \\ & 0.5625 \times \mathrm{f}_{\mathrm{s}} \\ & 22.9844 / \mathrm{f}_{\mathrm{s}} \end{aligned}$ | 79 | $\begin{aligned} & 21 \\ & \pm 0.015 \\ & 24 \\ & 27 \\ & \\ & 479 \\ & 35 \end{aligned}$ |  | kHz <br> dB <br> kHz <br> kHz <br> dB <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| HIGH-PASS FILTER <br> Cutoff Frequency <br> Phase Deviation Settling Time | All modes, typical at 48 kHz At -3 dB point At 20 Hz |  |  | $\begin{aligned} & 0.9375 \\ & 10 \end{aligned}$ |  | Hz Degrees |
| ADC DIGITAL GAIN Gain Step Size | All modes |  | 0 |  | 60 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

## TIMING SPECIFICATIONS

Table 6.

| Parameter | Limit at | Unit | Description |
| :---: | :---: | :---: | :---: |
|  | Min Max |  |  |
| INPUT MASTER CLOCK (MCLK) <br> Duty Cycle <br> $f_{\text {McLK }}$ | $\begin{aligned} & 40 \quad 60 \\ & \text { See Table } 10 \end{aligned}$ | $\begin{aligned} & \% \\ & \mathrm{MHz} \end{aligned}$ | MCLKIN duty cycle; MCLKIN at $256 \times \mathrm{f}_{\mathrm{s},} 384 \times \mathrm{f}_{\mathrm{s},} 512 \times \mathrm{f}_{\mathrm{s}}$, and $768 \times \mathrm{f}_{\mathrm{s}}$ MCLKIN frequency, PLL in MCLK mode |
| RESET Reset Pulse | 15 | ns | $\overline{\mathrm{RST}}$ low |
| PLL Lock Time | 10 | ms |  |
| $1^{2}$ C PORT <br> fscl <br> tsclu <br> tscle <br> tscs <br> tsch <br> t DS <br> $\mathrm{t}_{\mathrm{DH}}$ <br> tscr <br> tscF <br> tsDR <br> $t_{\text {SDF }}$ <br> $\mathrm{t}_{\text {bft }}$ <br> tsusto |  400 <br> 0.6  <br> 1.3  <br> 0.6  <br> 0.6  <br> 100  <br> 0  <br>  300 <br>  300 <br>  300 <br>  300 <br> 1.3  <br> 0.6  | kHz <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> ns <br> ns <br> ns <br> ns <br> ns <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ | SCL frequency <br> SCL high <br> SCL low <br> Setup time; relevant for repeated start condition <br> Hold time; after this period of time, the first clock pulse is generated <br> Data setup time <br> Data hold time <br> SCL rise time <br> SCL fall time <br> SDA rise time <br> SDA fall time <br> Bus-free time; time between stop and start <br> Setup time for stop condition |
| SPI PORT <br> tccph <br> tccPL <br> fcclk <br> tcDs <br> tcDH <br> tcıs <br> tcLH <br> tcLPH <br> tcoe <br> tcod <br> tcots | 35  <br> 35  <br>  10 <br> 10  <br> 10  <br> 10  <br> 40  <br> 10  <br>  30 <br>  30 <br>  30 | ns ns MHz ns ns ns ns ns ns ns ns | CCLK high <br> CCLK low <br> CCLK frequency <br> CIN setup to CCLK rising <br> CIN hold from CCLK rising <br> $\overline{\text { CLATCH }}$ setup to CCLK rising <br> $\overline{\text { CLATCH }}$ hold from CCLK rising <br> $\overline{\text { CLATCH }}$ high <br> COUT enable from $\overline{\text { CLATCH }}$ falling COUT delay from CCLK falling COUT tristate from $\overline{\text { CLATCH }}$ rising |
| ADC SERIAL PORT $\mathrm{t}_{\text {ABH }}$ $\mathrm{t}_{\mathrm{ABL}}$ $\mathrm{t}_{\text {ALS }}$ $\mathrm{t}_{\text {ALH }}$ $\mathrm{t}_{\text {ABDD }}$ | $\begin{array}{ll} 10 & \\ 10 & \\ 10 & \\ 5 & \\ & 18 \end{array}$ | ns ns ns ns ns | BCLK high, slave mode <br> BCLK low, slave mode <br> LRCLK setup to BCLK rising, slave mode LRCLK hold from BCLK rising, slave mode SDATAOUTx delay from BCLK falling |



Figure 2. Serial Output Port Timing


Figure 3. SPI Port Timing


Figure 4. ${ }^{2}$ C Port Timing

## ADAU1971

## ABSOLUTE MAXIMUM RATINGS

Table 7.

| Parameter | Rating |
| :--- | :--- |
| Analog Supply (AVDDx) | -0.3 V to +3.63 V |
| Digital Supply | -0.3 V to +1.98 V |
| $\quad$ DVDD | -0.3 V to +3.63 V |
| IOVDD | $\pm 20 \mathrm{~mA}$ |
| Input Current (Except Supply Pins) | -0.3 V to +18 V |
| Analog Input Voltage (AINx, VBAT Pins) | -0.3 V to +3.63 V |
| Digital Input Voltage (Signal Pins) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Operating Temperature Range (Ambient) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ represents thermal resistance, junction-to-ambient, and $\theta_{\mathrm{JC}}$ represents the thermal resistance, junction-to-case. All characteristics are for a standard JEDEC board per JESD51.

Table 8. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathbf{\prime c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 40 -Lead LFCSP | 32.8 | 1.93 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD MUST BE CONNECTED TO THE GROUND PLANE ON THE PCB.

Figure 5. Pin Configuration, 40-Lead LFCSP
Table 9. Pin Function Descriptions

| Pin No. | Mnemonic | In/Out ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 1 | AGND1 | P | Analog Ground. |
| 2 | VREF | 0 | Voltage Reference. Decouple this pin to AGNDx with $10 \mu \mathrm{~F} \\| 100 \mathrm{nF}$ capacitors. |
| 3 | PLL_FILT | 0 | PLL Loop Filter. Return this pin to AVDDx using recommended loop filter components. |
| 4 | AVDD2 | P | Analog Power Supply. Connect this pin to analog 3.3 V supply. |
| 5 | AGND2 | P | Analog Ground. |
| 6 | $\overline{\mathrm{PD}} / \overline{\mathrm{RST}}$ | 1 | Power-Down Reset (Active Low). |
| 7 | MCLKIN | 1 | Master Clock Input. |
| 8 | FAULT | 0 | Fault Output. Programmable logic output. |
| 9 | SA_MODE | 1 | Standalone Mode. Connect this pin to IOVDD using a $10 \mathrm{k} \Omega$ pull-up resistor for standalone mode. |
| 10 | DVDD | 0 | 1.8 V Digital Power Supply Output. Decouple this pin to DGND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 11 | DGND | P | Digital Ground. |
| 12 | IOVDD | P | Digital Input and Output Power Supply. Connect this pin to a supply in the range of 1.8 V to 3.3 V . |
| 13 | SDATAOUT1 | O | ADC Serial Data Output Pair 1. |
| 14 | SDATAOUT2 | 0 | ADC Serial Data Output Pair 2. |
| 15 | LRCLK | I/O | Frame Clock for the ADC Serial Port. |
| 16 | BCLK | I/O | Bit Clock for the ADC Serial Port. |
| 17 | SDA/COUT | I/O | Serial Data Output $\mathrm{I}^{2} \mathrm{C} /$ Control Data Output (SPI). |
| 18 | SCL/CCLK | 1 | Serial Clock Input $1^{2} \mathrm{C} /$ Control Clock Input (SPI). |
| 19 | ADDRO/CLATCH | 1 | Chip Address Bit 0 Setting $1^{2} \mathrm{C} /$ Chip Select Input for Control Data (SPI). |
| 20 | ADDR1/CIN | 1 | Chip Address Bit 1 Setting $1^{2} \mathrm{C} /$ Control Data Input (SPI). |
| 21 | PGND | P | Power Ground Boost Converter. |
| 22 | PGND | P | Power Ground Boost Converter. |
| 23 | SW | 1 | Inductor Switching Terminal. |
| 24 | SW | 1 | Inductor Switching Terminal. |
| 25 | VBOOST_OUT | 0 | Boost Converter Output. Decouple this pin to PGND with a $10 \mu \mathrm{~F}$ capacitor. |
| 26 | VBOOST_IN | 1 | MICBIAS Regulator Input. Connect this pin to VBOOST_OUT (Pin 25). |
| 27 | MICBIAS | 0 | Microphone Bias Output. Decouple this pin to AGNDx using a $10 \mu \mathrm{~F}$ capacitor. |
| 28 | MB_GND | P | Analog Return Ground for the Microphone Bias Regulator. Connect this pin directly to AGNDx for best noise performance. |
| 29 | AGND3 | P | Analog Ground. |
| 30 | VBAT | 1 | Voltage Sense for Diagnostics. Connect this pin to a load dump suppressed battery voltage. Decouple this to AGNDx using a $0.1 \mu \mathrm{~F}$ capacitor. |


| Pin No. | Mnemonic | In/Out ${ }^{1}$ | Description |
| :--- | :--- | :--- | :--- |
| 31 | AVDD3 | P | Analog Power Supply. Connect this pin to an analog 3.3 V supply. |
| 32 | AIN1N | I | Analog Input Channel 1 Inverting Input. |
| 33 | AIN1P | I | Analog Input Channel 1 Noninverting Input. |
| 34 | AIN2N | I | Analog Input Channel 2 Inverting Input. |
| 35 | AIN2P | I | Analog Input Channel 2 Noninverting Input. |
| 36 | AIN3N | I | Analog Input Channel 3 Inverting Input. |
| 37 | AIN3P | I | Analog Input Channel 3 Noninverting Input. |
| 38 | AIN4N | I | Analog Input Channel 4 Inverting Input. |
| 39 | AIN4P | I | Analog Input Channel 4 Noninverting Input. |
| 40 | AVDD1 | P | Analog Power Supply. Connect this pin to an analog 3.3 V supply. |
|  | EP |  | Exposed Pad. The exposed pad must be connected to the ground plane on the printed circuit |
| board (PCB). |  |  |  |

[^1]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Fast Fourier Transform, 2 mV Differential Input at $f_{s}=48 \mathrm{kHz}$


Figure 7. Fast Fourier Transform, -1 dBFS Differential Input


Figure 8. $T H D+N$ vs. Input Amplitude


Figure 9. CMRR Differential Input, Referenced to 1 V Differential Input


Figure 10. Fast Fourier Transform, No Input


Figure 11. ADC Pass-Band Ripple at $f_{s}=48 \mathrm{kHz}$


Figure 12. ADC Filter Stop-Band Response at $f_{s}=48 \mathrm{kHz}$

## THEORY OF OPERATION <br> OVERVIEW

The ADAU1977 incorporates four high performance ADCs with an integrated boost converter for microphone bias, the associated microphone diagnostics for fault detection, and a phase-locked loop circuit for generating the necessary on-chip clock signals.

## POWER SUPPLY AND VOLTAGE REFERENCE

The ADAU1977 requires a single 3.3 V power supply. Separate power supply input pins are provided for the analog and boost converter. These pins should be decoupled to AGND with 100 nF ceramic chip capacitors placed as close as possible to the pins to minimize noise pickup. A bulk aluminum electrolytic capacitor of at least $10 \mu \mathrm{~F}$ must be provided on the same PCB as the ADC. It is important that the analog supply be as clean as possible for best performance.

The supply voltage for the digital core (DVDD) is generated using an internal low dropout regulator. The typical DVDD output is 1.8 V and must be decoupled using a 100 nF ceramic capacitor and a $10 \mu \mathrm{~F}$ capacitor. Place the 100 nF ceramic capacitor as close as possible to the DVDD pin.
The voltage reference for the analog blocks is generated internally and output at the VREF pin (Pin 2). The typical voltage at the pin is 1.5 V with an AVDDx of 3.3 V .
All digital inputs are compatible with TTL and CMOS levels. All outputs are driven from the IOVDD supply. The IOVDD can be in the range of 1.8 V to 3.3 V . The IOVDD pin must be decoupled with a 100 nF capacitor placed as close to the IOVDD pin as possible. It is recommended to connect the AGND, DGND, PGND, and exposed pad to a single GND plane on the PCB for best performance.
The ADC internal voltage reference is output from the VREF pin and should be decoupled using a 100 nF ceramic capacitor in parallel with a $10 \mu \mathrm{~F}$ capacitor. The VREF pin has limited current capability. The voltage reference is used as a reference to the ADC; therefore, it is recommended not to draw current from this pin for external circuits. When using this reference, use a noninverting amplifier buffer to provide a reference to other circuits in the application.
In reset mode, the VREF pin is disabled to save power and is enabled only when the $\overline{\mathrm{RST}}$ pin is pulled high.

## POWER-ON RESET SEQUENCE

The ADAU1977 requires that a single 3.3 V power supply be provided externally at the AVDDx pin. The part internally generates DVDD ( 1.8 V ), which is used for the digital core of the ADC. The DVDD supply output pin (Pin 10) is provided to connect the decoupling capacitors to DGND. The typical recommended values for the decoupling capacitors are 100 nF in parallel with $10 \mu \mathrm{~F}$. During a reset, the DVDD regulator is disabled to reduce power consumption. After the $\overline{\mathrm{PD}} / \overline{\mathrm{RST}} \mathrm{pin}(\mathrm{Pin} 6)$ is pulled high,
the part enables the DVDD regulator. However, the internal ADC and digital core reset is controlled by the internal $\overline{\mathrm{POR}}$ signal (power-on reset) circuit, which monitors the DVDD level. Therefore, the device does not come out of a reset until DVDD reaches 1.2 V and the $\overline{\text { POR }}$ signal is released. The DVDD settling time depends on the charge-up time for the external capacitors and on the AVDDx ramp-up time.
The internal POR circuit is provided with hysteresis to ensure that a reset of the part is not initiated by an instantaneous glitch on DVDD. The typical trip points are 1.2 V with $\overline{\mathrm{RST}}$ high and $0.6 \mathrm{~V}( \pm 20 \%)$ with $\overline{\mathrm{RST}}$ low. This ensures that the core is not reset until the DVDD level falls below the 0.6 V trip point.
As soon as the $\overline{\mathrm{PD}} / \overline{\mathrm{RST}}$ pin is pulled high, the internal regulator starts charging up the Cext on the DVDD pin. The DVDD chargeup time is based on the output resistance of the regulator and the external decoupling capacitor. The time constant can be calculated as

$$
t_{C}=R_{\text {out }} \times C_{E X T}\left(R_{\text {out }}=20 \Omega \text { typical }\right)
$$

For example, if $C_{E x T}$ is $10 \mu \mathrm{~F}$, then $\mathrm{t}_{\mathrm{C}}$ is $200 \mu \mathrm{~s}$ and is the time to reach the DVDD voltage, within $63.6 \%$.

The POR circuit releases an internal reset of the core when DVDD reaches 1.2 V (see Figure 13). Therefore, it is recommended to wait for at least the $t_{c}$ period to elapse before sending $\mathrm{I}^{2} \mathrm{C}$ or SPI control signals.


Figure 13. Power-On Reset Timing
When applying a hardware reset to the part by pulling the $\overline{\mathrm{PD}} / \overline{\mathrm{RST}}$ pin (Pin 6) low and then high, there are certain time restrictions. During the $\overline{\mathrm{RST}}$ low pulse period, the DVDD starts discharging. The discharge time constant is decided by the internal resistance of the regulator and $\mathrm{C}_{\mathrm{EXT}}$. The time required for DVDD to fall from 1.8 V to $0.48 \mathrm{~V}(0.6 \mathrm{~V}-20 \%)$ can be estimated using the following equation:

$$
t_{D}=1.32 \times R_{I N T} \times C_{E X T}
$$

where $R_{\text {INT }}=64 \mathrm{k} \Omega$ typical. ( $\mathrm{R}_{\mathrm{INT}}$ can vary due to process by $\pm 20 \%$.) For example, if $C_{E X T}$ is $10 \mu \mathrm{~F}$, then $\mathrm{t}_{\mathrm{D}}$ is 0.845 sec .

Depending on Cext , $\mathrm{t}_{\mathrm{D}}$ may vary and in turn decide the minimum hold period for the $\overline{\mathrm{RST}}$ pulse. The $\overline{\mathrm{RST}}$ pulse must be held low for the $t_{D}$ time period to initialize the core properly.
The required $\overline{\mathrm{RST}}$ low pulse period can be reduced by adding a resistor across $C_{\text {ext }}$. The new $t_{D}$ value can then be calculated as

$$
t_{D}=1.32 \times R_{E Q} \times C_{E X T}
$$

where $R_{E Q}=64 \mathrm{k} \Omega \| R_{\text {EXT }}$.
The resistor ensures that DVDD not only discharges quickly during a reset or an AVDDx power loss but also resets the internal blocks correctly. Note that some power loss in this resistor is to be expected because the resistor constantly draws current from DVDD. The typical value for $C_{\text {Ext }}$ is $10 \mu \mathrm{~F}$ and for $\mathrm{R}_{\mathrm{ExT}}$ is $3 \mathrm{k} \Omega$. This results in a time constant of

$$
t_{D}=1.32 \times R_{E Q} \times C_{E X T}=37.8 \mathrm{~ms}
$$

where $R_{E Q}=2.866 \mathrm{k} \Omega(64 \mathrm{k} \Omega \| 3 \mathrm{k} \Omega)$.
Using this equation at a set $\mathrm{C}_{\text {Ext }}$ value, the $\mathrm{Rext}_{\mathrm{Ext}}$ can be calculated for a desired $\overline{\mathrm{RST}}$ pulse period.
There is also a software reset register (S_RST, Bit 7 of Register 0x00) available that can be used to reset the part, but it must be noted that during an AVDDx power loss, the software reset may not ensure proper initialization because DVDD may not be stable.


Figure 14. DVDD Regulator Output Connections

## PLL AND CLOCK

The ADAU1977 has a built-in analog PLL to provide a jitterfree master clock to the internal ADC. The PLL must be programmed for the appropriate input clock frequency. The PLL Control Register $0 \times 01$ is used for setting the PLL.
The CLK_S bit (Bit 4) of Register 0x01 is used for setting the clock source for the PLL. The clock source can be either the MCLKIN pin or the LRCLK pin (slave mode). In LRCLK mode, the PLL can support sample rates between 32 kHz and 192 kHz .

In MCLK input mode, the MCS bits (Bits[2:0] of Register 0x01) must be set to the desired input clock frequency for the MCLKIN pin. Table 10 shows the input MCLK required for the most common sample rates and the MCS bit settings.

The PLL_LOCK bit (Bit 7) of Register 0x01 indicates the lock status of the PLL. It is recommended that after initial power-up the PLL lock status be read to ensure that the PLL outputs the correct frequency before unmuting the audio outputs.

Table 10. Required Input MCLK for Common Sample Rates

| MCS (Bits[2:0]) | fs (kHz) | Frequency Multiplication Ratio | MCLKIN Frequency (MHz) |
| :---: | :---: | :---: | :---: |
| 000 | 32 | $128 \times \mathrm{f}_{\mathrm{s}}$ | 4.096 |
| 001 | 32 | $256 \times \mathrm{f}_{\mathrm{s}}$ | 8.192 |
| 010 | 32 | $384 \times \mathrm{fs}^{\text {}}$ | 12.288 |
| 011 | 32 | $512 \times \mathrm{f}_{\mathrm{s}}$ | 16.384 |
| 100 | 32 | $768 \times \mathrm{f}_{\mathrm{s}}$ | 24.576 |
| 000 | 44.1 | $128 \times \mathrm{fs}$ | 5.6448 |
| 001 | 44.1 | $256 \times$ fs | 11.2896 |
| 010 | 44.1 | $384 \times \mathrm{f}_{\mathrm{s}}$ | 16.9344 |
| 011 | 44.1 | $512 \times \mathrm{f}_{\mathrm{s}}$ | 22.5792 |
| 100 | 44.1 | $768 \times \mathrm{fs}$ | 33.8688 |
| 000 | 48 | $128 \times \mathrm{fs}$ | 6.144 |
| 001 | 48 | $256 \times \mathrm{f}_{\mathrm{s}}$ | 12.288 |
| 010 | 48 | $384 \times \mathrm{f}_{\mathrm{s}}$ | 18.432 |
| 011 | 48 | $512 \times \mathrm{f}_{\mathrm{s}}$ | 24.576 |
| 100 | 48 | $768 \times \mathrm{f}_{\mathrm{s}}$ | 36.864 |
| 000 | 96 | $64 \times \mathrm{fs}$ | 6.144 |
| 001 | 96 | $128 \times \mathrm{fs}$ | 12.288 |
| 010 | 96 | $192 \times$ fs | 18.432 |
| 011 | 96 | $256 \times \mathrm{f}_{\text {s }}$ | 24.576 |
| 100 | 96 | $384 \times \mathrm{f}_{\text {s }}$ | 36.864 |
| 000 | 192 | $32 \times \mathrm{fs}$ | 6.144 |
| 001 | 192 | $64 \times \mathrm{fs}$ | 12.288 |
| 010 | 192 | $96 \times \mathrm{f}_{\mathrm{s}}$ | 18.432 |
| 011 | 192 | $128 \times \mathrm{f}_{\mathrm{s}}$ | 24.576 |
| 100 | 192 | $192 \times \mathrm{f}_{\mathrm{s}}$ | 36.864 |

The PLL can accept the audio frame clock (sample rate clock) as input, but the serial port must be configured as a slave and the frame clock must be fed to the part from the master. It is strongly recommended that the PLL be disabled, reprogrammed with the new setting, and then reenabled. A lock bit is provided that can be polled via the $\mathrm{I}^{2} \mathrm{C}$ to check whether the PLL has acquired lock.

The PLL requires an external filter, which is connected at the PLL_FILT pin (Pin 3). The recommended PLL filter circuit for MCLK or LRCLK mode is shown in Figure 15. Using NPO capacitors is recommended for temperature stability. Place the filter components close to the device for best performance.


## DC-TO-DC BOOST CONVERTER

The boost converter generates a supply voltage for the microphone bias circuit from a fixed 3.3 V supply. The boost converter output voltage is programmable using Register 0x03. The boost converter output voltage is approximately 1 V above the set microphone bias voltage. The boost converter uses the clock from the PLL, and the switching frequency is dependent on the sample rate of the ADC. The FS_RATE bits (Bits[6:5] of Register 0x02) must be set to the desired sample rate. The boost converter switching frequency can be selected to be 1.5 MHz or 3 MHz using Bit 4 of Register 0x02. For the 1.5 MHz switching frequency, the recommended value for the inductor is $4.7 \mu \mathrm{H}$, whereas for the 3 MHz switching frequency, the recommended value for the inductor is $2.2 \mu \mathrm{H}$.
Table 12 lists the typical switching frequency based on the sample rates.

## Inductor Selection

For the boost converter to operate efficiently, the inductor selection is critical. The two most important parameters for the inductor are the saturation current rating and the dc resistance. The recommended saturation rating for the inductor must be $>1 \mathrm{~A}$. The dc resistance affects the efficiency of the boost converter. Assuming that the board trace resistances are negligible for $80 \%$ efficiency, the dc resistance of the inductor should be less than $50 \mathrm{~m} \Omega$.
Table 11 lists some of the recommended inductors for the application.

Table 11. Recommended Inductors ${ }^{1}$

| Value | Manufacturer | Manufacturer Part Number |
| :--- | :--- | :--- |
| $2.2 \mu \mathrm{H}$ | Würth Elektronik | 7440430022 |
| $4.7 \mu \mathrm{H}$ | Würth Elektronik | 7440530047 |

[^2]The boost converter has a soft start feature that prevents inrush current from the input source.

The boost converter has built-in overcurrent and overtemperature protection. The input current to the boost converter is monitored
and if it exceeds the set current threshold for 1.2 ms , the boost converter shuts down. The fault condition is recorded into Register $0 \times 02$ and asserts the fault interrupt pin. This condi tion is cleared after reading the BOOST_OV bit (Bit 2) or the BOOST_OC bit ( $\operatorname{Bit} 0$ ) in Register 0x02. The overcurrent protection bit, OC_EN (Bit 1), or the overvoltage protection bit, OV_EN (Bit 3), is on by default, and it is recommended not to disable the bit.

Each protection circuit has two modes for recovery after a fault event: autorecovery and manual recovery. The recovery mode can be selected using Bit 0 of Register 0x03. The autorecovery mode attempts to enable the boost converter after a set recovery time, typically 20 ms . The manual recovery mode enables the boost converter only if the user writes 1 to the MRCV bit (Bit 1). If the fault persists, the boost converter remains in shutdown mode until the fault is cleared.
The boost converter is capable of supplying the 42 mA of total output current at the MICBIAS output. The boost converter has overcurrent protection at the input; the threshold is around 900 mA peak. Ensure that the 3.3 V power supply feeding the boost converter has built-in overcurrent protection because there is no protection internal to ADAU1977 for a short circuit to any of the ground pins (AGND/DGND/PGND) at the VBOOST_OUT or VBOOST_IN pin.
By default, the boost converter is disabled on power-up to allow the flexibility of connecting an external voltage source at the VBOOST_IN pin to power the microphone bias circuit. The boost converter can be enabled by using the BOOST_EN bit (Bit 2 of Register 0x03).

## Capacitor Selection

The boost converter output is available at the VBOOST_OUT pin (Pin 25 ) and must be decoupled to PGND using a $10 \mu \mathrm{~F}$ ceramic capacitor to remove the ripple at the switching frequency. The capacitor must have low ESR and good temperature stability. The MLCC X7R/NPO dielectric type with 25 V is recommended. Care must be taken to place this capacitor as close as possible to the VBOOST_OUT pin (Pin 25).

Table 12. Typical Switching Frequency Based on the Sample Rates

|  |  | Boost Converter Switching Frequency |  |
| :--- | :--- | :--- | :--- |
| Base Sample Rate $(\mathbf{k H z})$ | Sample Rates $(\mathbf{k H z})$ | Inductor $=\mathbf{2 . 2} \boldsymbol{\mu H}$ | Inductor $=\mathbf{4 . 7} \boldsymbol{\mu H}$ |
| 32 | $8 / 16 / 32 / 64$ | $(1024 / 12) \times \mathrm{f}_{\mathrm{s}}$ | $(1024 / 22) \times \mathrm{f}_{\mathrm{s}}$ |
| 44.1 | $11.025 / 22.05 / 44.1 / 88.2 / 176.4$ | $(1024 / 16) \times \mathrm{f}_{\mathrm{s}}$ | $(1024 / 30) \times \mathrm{f}_{\mathrm{s}}$ |
| 48 | $12 / 24 / 48 / 96 / 192$ | $(1024 / 16) \times \mathrm{f}_{\mathrm{s}}$ | $(1024 / 32) \times \mathrm{f}_{\mathrm{s}}$ |

## ADAU1971

## MICROPHONE BIAS

The microphone bias is generated by the input voltage at the VBOOST_IN pin (Pin 26) via a linear regulator to ensure low noise performance and to reject the high frequency noise from the boost converter. If the internal boost converter output is used, the VBOOST_OUT pin (Pin 25) must be connected to the VBOOST_IN pin (Pin 26). If an external supply is used for the microphone bias, the supply can be fed at the VBOOST_IN pin (Pin 26); in this case, leave the VBOOST_OUT pin (Pin 25) open. The microphone bias voltage is programmable from 5 V to 9 V by using the MB_VOLTS bits (Bits[7:4] of Register 0x03). The microphone bias output voltage is available at the MICBIAS pin (Pin 27). This pin can be decoupled to AGND using a maximum of up to a $10 \mu \mathrm{~F}$ capacitor with an ESR of at least $1 \Omega$. For higher value capacitors, especially those above 1 nF , the ESR of the capacitor should be $\geq 1 \Omega$ to ensure the stability of the microphone bias regulator. Register $0 \times 03$ can be used to enable the microphone bias. Table 12 lists the switching frequency of the boost converter based on the inductor value and common sample rates.

## ANALOG INPUTS

The ADAU1977 has four differential analog inputs. The ADCs can accommodate both dc- and ac-coupled input signals.

The block diagram shown in Figure 16 represents the typical input circuit.
In most audio applications, the dc content of the signal is removed by using a coupling capacitor. However, the ADAU1977 consists of a unique input structure that allows direct coupling of the input signal, eliminating the need for using a large coupling capacitor at the input. Each input has a fixed 14 dB attenuator connected to AGND for accommodating a 10 V rms differential input. The typical input resistance is approximately $26 \mathrm{k} \Omega$ from each input to AGND.
In dc-coupled applications, if the $\mathrm{V}_{\mathrm{CM}}$ at AINxP and AINxN is the same, the dc content in the ADC output is close to 0 . If the input pins are presented with different common-mode dc levels, the difference between the two levels appears at the ADC output and can be removed by enabling the high-pass filter.

The high-pass filter has a $1.4 \mathrm{~Hz}, 6 \mathrm{~dB}$ per octave cutoff at a 48 kHz sample rate. The cutoff frequency scales directly with the sample frequency. However, care is required in dc-coupled applications to ensure that the common-mode dc voltage does not exceed the specified limit. The common-mode loop can accommodate a common-mode dc voltage from 0 V to 7 V . The input required for the full-scale ADC output ( 0 dBFS ) is typically 10 V rms differential.


Figure 16. Analog Input Block

## Line Inputs

This section describes some of the possible ways to connect the ADAU1977 for line level inputs.

## Line Input Balanced or Differential Input DC-Coupled Case

For example, in the case of a typical power amplifier for an automobile, the output can swing around 10 V rms differential with approximately 7.2 V common-mode dc input voltage (assuming a 14.4 V battery and bridge-tied load connection). The signal at each input pin has a 5 V rms or 14.14 V p-p signal swing. With a common-mode dc voltage of 7.2 V , the signal can swing between $(7.2 \mathrm{~V}+7.07 \mathrm{~V})=+14.27 \mathrm{~V}$ p-p and $(7 \mathrm{~V}-7.07 \mathrm{~V})=0.13 \mathrm{~V}$ at each input. Therefore, this results in approximately a 28.54 V p-p differential signal swing and measures around -0.16 dBFS (ac only with dc high-pass filter) at the ADC output. See Figure 17.

## Line Input Balanced or Differential Input AC-Coupled Case

For an amplifier output case with ac coupling, refer to Figure 18 for information about connecting the line level inputs to the ADAU1977. In this case, the AINxP/AINxN pins must be pulled up to the required common-mode level using the resistors on MICBIAS. The $\mathrm{V}_{\text {см }}$ must be such that the input never swings below a ground. In other words, if the input signal is 14 V p-p, the $\mathrm{V}_{\mathrm{CM}}$ must be around $14 \mathrm{~V} / 2=7 \mathrm{~V}$ to ensure that the signal never swings below a ground. The microphone bias can provide the required clean reference for generating the $\mathrm{V}_{\mathrm{CM}}$.
The R1 value can be calculated as follows:

$$
R 1=\operatorname{Rin}_{1977}\left(M B-V_{C M}\right) / V_{C M}
$$

where:
$V_{C M}$ is the peak-to-peak input swing divided by 2.
$M B=8.5 \mathrm{~V}$.
Rin $_{1977}$ is the single-ended input resistance (see Table 1).
However, in this case the equivalent input resistance of AINxP/ AINxN is reduced and can be calculated as R1 || Rin ${ }_{1977}$.

$$
\text { Input Resistance }=R 1 \times \operatorname{Rin}_{1977} /\left(R 1+\operatorname{Rin}_{1977}\right)
$$

where Rin $_{1977}$ is the single-ended value from Table 1.
The C1 and C2 values can be determined for the required low frequency cutoff using the following equation:

C1 or C2 $=1 /\left(2 \times \pi \times f_{C} \times\right.$ Input Resistance $)$

## Line Input Unbalanced or Single-Ended Pseudo Differential AC-Coupled Case

For a single-ended application, the signal swing is reduced by half because only one input is used for the signal, and the other input is connected to 0 V . As a result, the input signal capability is reduced to 5 V rms in a single-ended application. With a common-mode dc voltage of 7.2 V , the signal can swing between $(7.2 \mathrm{~V}+7.07 \mathrm{~V})$ $=+14.27 \mathrm{~V}$ p-p and $(7.2 \mathrm{~V}-7 \mathrm{~V})=0.13 \mathrm{~V}$. Therefore, this results in approximately a 14.14 V p-p differential signal swing and measures around -6.16 dBFS (ac only with dc high-pass filter) at the ADC output. See Figure 19.
The values of the resistors (R1/R2) and capacitors (C1/C2) are similar to those for the balanced ac-coupled case described in the Line Input Balanced or Differential Input AC-Coupled Case section.

## Line Input Unbalanced or Single-Ended AC-Coupled Case

For a single-ended application, the signal swing is reduced by half because only one input is used for the signal, and the other input is connected to 0 V . As a result, the input signal capability is reduced to 5 V rms in a single-ended application. With a common-mode dc voltage of 7.2 V , the signal can swing between $(7.2 \mathrm{~V}+7.07 \mathrm{~V})=$ +14.27 V p-p and $(7.2 \mathrm{~V}-7 \mathrm{~V})=0.13 \mathrm{~V}$. Therefore, this results in approximately a 14.14 V p-p differential signal swing and measures around -6.16 dBFS (ac only with dc high-pass filter) at the ADC output. The difference in the common-mode dc voltage between the positive and negative input $(7.2 \mathrm{~V})$ would appear at the ADC output if the signal was not high-pass filtered. See Figure 20.
The values of the resistor (R1) and capacitor (C1) are similar to those for the balanced ac-coupled case described in the Line Input Balanced or Differential Input AC-Coupled Case section.


Figure 17. Connecting the Line Level Inputs-Differential DC-Coupled Case


Figure 18. Connecting the Line Level Inputs-Differential AC-Coupled Case


Figure 19. Connecting the Line Level Inputs—Pseudo Differential AC-Coupled Case


Figure 20. Connecting the Line Level Inputs—Single-Ended AC-Coupled Case

## ADAU1971

## Microphone Inputs

This section describes some ways to connect the ADAU1977 for microphone input applications. The MICBIAS voltage and the bias resistor value depend on the ECM selected. The ADAU1977 can provide the MICBIAS from 5 V up to 9 V in 0.5 V steps. In an application requiring multiple microphones, care must be taken not to exceed the MICBIAS output current rating.

## ECM Balanced or Differential Input DC-Coupled Case

For example, in a typical ECM, the output signal swing depends on the MICBIAS voltage. With a typical 8.5 V supply, the ECM can output a 2 V rms differential signal. The signal at each input pin has a 1 V rms or 2.8 V p-p signal swing. With a common-mode dc
level of $2 / 3 \times$ MICBIAS on the AINxP and $1 / 3 \times$ MICBIAS on the AINxN pins, this results in around -14 dBFS (ac only with dc high-pass filter) at the ADC output because the input is 14 dB below the full-scale input of 10 V rms differential. See Figure 21.

## ECM Pseudo Differential Input AC-Coupled Case

For a typical MEMS ECM module, the output signal swing is low. With a typical 3.3 V supply, the ECM module can output a 2 V rms differential signal. The signal at the input pin has a 1 V rms or 2.8 V p-p signal swing. For this application, it is recommended to bias the input pins using resistors to 7 V dc, similar to the case described in the Line Input Unbalanced or Single-Ended Pseudo Differential AC-Coupled Case section. See Figure 22.


Figure 21. Connecting the Microphone Inputs—Differential Input DC-Coupled Case


Figure 22. Connecting the Microphone Inputs—Pseudo Differential Input AC-Coupled Case

## ADC

The ADAU1977 contains four $\Delta-\Sigma$ ADC channels configured as two stereo pairs with configurable differential/single-ended inputs. The ADC can operate at a nominal sample rate of 32 kHz up to 192 kHz . The ADCs include on-board digital antialiasing filters with 79 dB stop-band attenuation and linear phase response. Digital outputs are supplied through two serial data output pins (one for each stereo pair) and a common frame clock (LRCLK) and bit clock (BCLK). Alternatively, one of the TDM modes can be used to support up to 16 channels on a single TDM data line.
With smaller amplitude input signals, a 10-bit programmable digital gain compensation for an individual channel is provided to scale up the output word to full scale. Care must be taken to avoid overcompensation (large gain compensation), which leads to clipping and THD degradation in the ADC.

The ADCs also have a dc-offset calibration algorithm to null the systematic dc offset of the ADC. This feature is useful for dc measurement applications.

## ADC SUMMING MODES

The four ADCs can be grouped into either a single stereo ADC or a single mono ADC to increase the signal-to-noise ratio (SNR) for the application. Two options are available: one option for summing two channels of the ADC and another option for summing all four channels of the ADC. Summing is performed in the digital block.

## 2-Channel Summing Mode

When the SUM_MODE Bits (Bits[7:6] of Register 0x0E) are set to 01 , the Channel 1 and Channel 2 ADC data are combined and output from the SDATAOUT1 pin. Similarly, the Channel 3 and Channel 4 ADC data are combined and output from the SDATAOUT2 pin. As a result, the SNR improves by 3 dB . For this mode, both Channel 1 and Channel 2 must be connected to the same input signal source. Similarly, Channel 3 and Channel 4 must be connected to the same input signal source.

## 4-Channel Summing Mode

When the SUM_MODE Bits (Bits[7:6] of Register 0x0E) are set to 10, the Channel 1 through Channel 4 ADC data are combined and output from the SDATAOUT1 pin. As a result, the SNR improves by 6 dB . For this mode, all four channels must be connected to the same input signal source.

## DIAGNOSTICS

The diagnostics block monitors the input pins in real time and reports a fault as an interrupt signal on the FAULT pin (Pin 8), which triggers sending an interrupt request to an external controller. The diagnostics status registers (Register 0x11 through Register 0x14) for Channel 1 through Channel 4 are also updated. Refer to the register map table (Table 25) and the register details tables (Table 42, Table 43, Table 44, and Table 45) for more information about the diagnostics register content. The diagnostics can be enabled or disabled for each channel using Bits[3:0] of Register 0x10. The diagnostics are provided only when MICBIAS
is enabled and the microphone is connected as recommended in the appropriate application circuit (see Figure 21).

## Diagnostics Reporting

The diagnostics status is reported individually for each channel in Register 0x11 through Register 0x14. The faults listed in Table 13 are reported on each input pin.

Table 13. Faults Reported

| Fault | AINxP | AINxN |
| :--- | :--- | :--- |
| Short to Battery | Yes | Yes |
| Short to MICBIAS | Yes | No |
| Short to Ground | Yes | Yes |
| Short Between Positive and Negative Inputs | Yes | Yes |
| Open Input | Yes | Yes |

## Diagnostics Adjustments

## Short Circuit to Battery Supply

When an input terminal is shorted to the battery, the voltage at the terminal approaches the battery voltage. Any voltage higher than the set threshold is reported as a fault. The threshold can be set using the SHT_B_TRIP bits, Bits[1:0] of Register 0x17 (see Table 14).

Table 14. Setting the Short to Battery Threshold

| SHT_B_TRIP <br> (Register 0x17, Bits[1:0]) | Short to Battery Threshold |
| :--- | :--- |
| 00 | $0.95 \times$ VBAT |
| 01 | $0.9 \times$ VBAT |
| 10 | $0.85 \times$ VBAT |
| 11 | $0.975 \times$ VBAT |

## Short Circuit to MICBIAS

This feature is supported only on the AINxP terminal. When an AINxP terminal is shorted to MICBIAS, the voltage at the AINxP terminal approaches the MICBIAS voltage. Any voltage higher than the set threshold is reported as a fault. The threshold can be set using the SHT_M_TRIP bits, Bits[5:4] of Register 0x17 (see Table 15).

Table 15. Setting the Short to MICBIAS Threshold

| SHT_M_TRIP <br> (Register 0x17, Bits[5:4]) | Short to MICBIAS Threshold |
| :--- | :--- |
| 00 | $0.95 \times$ MICBIAS |
| 01 | $0.9 \times$ MICBIAS |
| 10 | $0.85 \times$ MICBIAS |
| 11 | $0.975 \times$ MICBIAS |

## Short Circuit to Ground

When an input terminal is shorted to ground, the terminal voltage reaches close to 0 V . Any voltage lower than the set threshold is reported as a fault. The threshold is referenced to VREF and, therefore, scales with the voltage at the VREF pin.

## ADAU1971

The threshold can be set using the SHT_G_TRIP bits, Bits[3:2] of Register 0x17 (see Table 16).

Table 16.

| SHT_G_TRIP <br> (Register 0x17, Bits[3:2]) | Short to Ground Threshold |
| :--- | :--- |
| 00 | $0.2 \times$ VREF |
| 01 | $0.133 \times$ VREF |
| 10 | $0.1 \times$ VREF |
| 11 | $0.266 \times$ VREF |

## Microphone Terminal Short Circuited

When both input terminals are shorted, both the AINxP and AINxN input terminals are at the same voltage-around MICBIAS/2. Any voltage between the set thresholds is reported as a fault. The upper and lower threshold voltages can be set using the SHT_T_TRIP bits, Bits[7:6] of Register 0x17 (see Table 17).

The following equations can be used to calculate the upper and lower thresholds:

$$
\begin{aligned}
& \text { Upper } \text { Threshold }=\text { MICBIAS }(0.5+x) \\
& \text { Lower Threshold }=\text { MICBIAS }(0.5-x)
\end{aligned}
$$

where $x$ can be set using the SHT_T_TRIP bits, Bits[7:6] of Register 0x17 (see Table 17).

Table 17.

| SHT_T_TRIP <br> (Register 0x17, Bits [7:6]) | $\mathbf{x}$ |
| :--- | :--- |
| 00 | 0.035 |
| 01 | 0.017 |
| 10 | 0.071 |
| 11 | Reserved |

## Microphone Terminals Open

In the event that any of the input terminals becomes open circuited, AINxP is pulled to MICBIAS and AINxN is pulled to a common ground. When the AINxP terminal is at a voltage that is higher than the short to the MICBIAS threshold (set using Bits[5:4] of Register 0x17) and the AINxN terminal voltage is at a voltage that is less than the short to the ground threshold (set using Bits[3:2] of Register 0x17), a fault is
reported. The fault cannot indicate which terminal is open circuited because any terminal that is open circuited pulls AINxP to MICBIAS and AINxN to a common ground.

## FAULT Pin

The FAULT pin is an output pin that can be programmed to be active high or active low logic using the IRQ_POL bit (Bit 4 of Register 0x15). In addition, the FAULT pin can be set using the IRQ_DRIVE bit (Bit 5 of Register 0x15) to drive always or to drive only during a fault and is otherwise set to high-Z. The fault status is registered in the IRQ_RESET bit (Bit 6 of Register 0x15). The IRQ_RESET bit is a latched bit and is set in the event of a fault and cleared only after the fault status bit is read.

## Fault Timeout

To prevent the false triggering of a fault event, the fault timeout adjust bits (Bits[5:4] of Register 0x18) are provided. These bits can be used to set the time that the fault needs to persist before being reported. The timeout can be set to $0 \mathrm{~ms}, 50 \mathrm{~ms}, 100 \mathrm{~ms}$, or 150 ms using the FAULT_TO bits (Bits[5:4] of Register 0x18). The default value is 100 ms . A fault is recorded only if the condition persists for more than a set minimum timeout.

## Fault Masking

The faults can be masked to prevent triggering an interrupt on the FAULT pin. Fault masking can be set using Bits[6:0] of Register 0x16. The mask can be set for the faults listed in Table 18.

Table 18. Fault Masking

| Fault | AINxP | AINxN |
| :--- | :--- | :--- |
| Short to Battery | Yes | Yes |
| Short to MICBIAS | Yes | No |
| Short to Ground | Yes | Yes |
| Short Between Positive and Negative Inputs | Yes | Yes |
| Open Input | Yes | Yes |

When a fault mask bit is set, it is applied to all the channels. There is no individual fault mask available per channel using this bit. To mask individual channels, use the DIAG_MASK[4:1] bits (Bits[3:0] of Register 0x15).

## Diagnostics Sequence

The sequence shown in Figure 23 is recommended for reading the faults reported by diagnostics.


Figure 23. Diagnostics Sequence

In the event of a fault on an input pin, the FAULT pin goes low or high depending on the setting of the IRQ_POL bit in Register 0x15 to send an interrupt request to the system microcontroller. The system microcontroller responds to the interrupt request by communicating with the ADAU1977 via the $\mathrm{I}^{2} \mathrm{C}$.
The following is the typical interrupt service routine:

1. An interrupt request is generated from the ADAU1977 to the system microcontroller.
2. Read Register 0x11 through Register 0x14. (It is recommended to read all four diagnostics status registersRegister 0x11 through Register 0x14-in one sequence. Reading the registers as a single read may not report the status accurately.)
3. Write Register 0x15, Bit 6 (the IRQ_RESET bit).
4. Wait for the fault timeout period to expire.
5. If the fault was temporary and did not persist, the interrupt service ends and the intermittent fault is ignored. If the fault persists, another interrupt request is generated from the ADAU1977, and the user should continue on to Step 6.
6. Repeat Step 2 through Step 4 four times.
7. If after the fifth reading, the diagnostics still report the presence of a fault, the fault exists on the respective input and must be attended to.

## SERIAL AUDIO DATA OUTPUT PORTS—DATA FORMAT

The serial audio port comprises four pins: BCLK, LRCLK, SDATAOUT1, and SDATAOUT2. The ADAU1977 ADC outputs are available on the SDATAOUT1 and SDATAOUT2 pins in serial format. The BCLK and LRCLK pins serve as the bit clock and frame clock, respectively. The port can be operated as master or slave and can be set either in stereo mode (2-channel mode) or in TDM multichannel mode. The supported popular audio formats are $I^{2} S$, left justified (LJ), right justified (RJ).

## Stereo Mode

In 2-channel or stereo mode, the SDATAOUT1 outputs ADC data for Channel 1 and Channel 2, and the SDATOUT2 outputs ADC data for Channel 3 and Channel 4. Figure 24 through Figure 28 show the supported audio formats.


NOTES

1. SAI $=0$.
2. SDATA_FMT $=0\left(1^{2} S\right)$.

Figure 24. $1^{2}$ S Audio Format


Figure 25. LJ Audio Format

notes

1. SDATA_FMT $=2$ (RJ, 24-BIT).

## TDM Mode

Register 0x05 through Register 0x08 provide programmability for the TDM mode. The TDM slot width, data width, and channel assignment, as well as the pin used to output the data, are programmable.

By default, serial data is output on the SDATAOUT1 pin; however, the SDATA_SEL bit (Bit 7 of Register 0x06) can be used to change the setting so that serial data is output from the SDATAOUT2 pin.
The TDM mode supports $2,4,8$, or 16 channels. The ADAU1977 outputs four channels of data in the assigned slots (Figure 29 shows the data slot assignments). During the unused slots, the
output pin goes high- Z so that the same data line can be shared with other devices on the TDM bus.

The TDM port can be operated as either a master or a slave. In master mode, the BCLK and LRCLK are output from the ADAU1977, whereas in slave mode, the BCLK and LRCLK pins are set to receive the clock from the master in the system.

Both the nonpulse and pulse modes are supported. In nonpulse mode, the LRCLK signal is typically $50 \%$ of the duty cycle, whereas in pulse mode, the LRCLK signal must be at least one BCLK wide (see Figure 27 and Figure 28).


NOTES

1. SAI = 001 ( 2 CHANNELS), 010 ( 4 CHANNELS), 011 ( 8 CHANNELS), 100 ( 16 CHANNELS).
2. SDATA_FMT = 00 ( ${ }^{2} \mathrm{~S}$ ), 01 (LJ), 10 (RJ, 24-BIT), 11 (RJ, 16-BIT).
3. $\operatorname{BCLK}$ EDGE $=0$.
4. SLOT_WIDTH = $00(32 \mathrm{BCLKs})$, $01(24 \mathrm{BCLKs}), 10(16 \mathrm{BCLKs})$.

Figure 27. TDM Nonpulse Mode Audio Format


NOTES

1. SAI = 001 ( 2 CHANNELS), 010 ( 4 CHANNELS), 011 ( 8 CHANNELS), 100 ( 16 CHANNELS)
2. SDATA_FMT = 00 ( ${ }^{2} \mathrm{~S}$ ), 01 (LJ), 10 (RJ, 24-BIT), 11 (RJ, 16-BIT)
. BCLK_EDGE $=0$
3. SLOT_WIDTH = 00 ( 32 BCLKs ), $01(24 \mathrm{BCLKs}), 10(16 \mathrm{BCLKs})$

Figure 28. TDM Pulse Mode Audio Format


Figure 29. TDM Mode Slot Assignment

The bit clock frequency depends on the sample rate, the slot width, and the number of bit clocks per slot. Table 19 can be used to calculate the BCLK frequency.
The sample rate ( $\mathrm{fs}_{\mathrm{s}}$ ) can range from 8 kHz up to 192 kHz . However, in master mode, the maximum bit clock frequency (BCLK) is 24.576 MHz . For example, for a sample rate of $192 \mathrm{kHz}, 128 \times \mathrm{fs}_{\mathrm{s}}$ is the maximum possible BCLK frequency. Therefore, only 128 bit clock cycles are available per TDM frame. There are two options in this case: either operate with a 32-bit data width in TDM4 or operate with a 16-bit data width in TDM8. In slave mode, this limitation does not exist because the bit clock and frame clock are fed to the ADAU1977. Various combinations of BCLK frequency and mode are available, but
care must be taken to choose the combination that is most suitable for the application.

## Connection Options

Figure 30 through Figure 34 show the available options for connecting the serial audio port in $\mathrm{I}^{2} \mathrm{~S}$ or TDM mode. In TDM mode, it is recommended to include the pull-down resistor on the data signal to prevent the line from floating when the SDATAOUTx pin of ADAU1977 goes high-Z during an inactive period. The resistor value should be such that no more than 2 mA is drawn from the SDATAOUTx pin. Although the resistor value is typically in the range of $10 \mathrm{k} \Omega$ to $47 \mathrm{k} \Omega$, the appropriate resistor value depends on the devices on the data bus.

Table 19. Bit Clock Frequency TDM Mode

| Mode | BCLK Frequency |  |  |
| :--- | :--- | :--- | :--- |
|  | $\mathbf{1 6}$ Bit Clocks Per Slot | $\mathbf{2 4}$ Bit Clocks Per Slot | 32 Bit Clocks Per Slot |
|  | $32 \times \mathrm{f}_{\mathrm{s}}$ | $48 \times \mathrm{f}_{\mathrm{s}}$ | $64 \times \mathrm{f}_{\mathrm{s}}$ |
| TDM4 | $64 \times \mathrm{f}_{\mathrm{s}}$ | $96 \times \mathrm{f}_{\mathrm{s}}$ | $128 \times \mathrm{f}_{\mathrm{s}}$ |
| TDM8 | $128 \times \mathrm{f}_{\mathrm{s}}$ | $192 \times \mathrm{f}_{\mathrm{s}}$ | $256 \times \mathrm{f}_{\mathrm{s}}$ |
| TDM16 | $256 \times \mathrm{f}_{\mathrm{s}}$ | $384 \times \mathrm{f}_{\mathrm{s}}$ | $512 \times \mathrm{f}_{\mathrm{s}}$ |



Figure 30. Serial Port Connection Option 1- $r^{2} S / L J / R J$ Mode, ADAU1977 Master


Figure 31. Serial Port Connection Option 2- $I^{2} S / L J / R J$ Mode, ADAU1977 Slave


Figure 32. Serial Port Connection Option 3-TDM Mode, ADAU1977 Master


Figure 33. Serial Port Connection Option 4-TDM Mode, Second ADC Master


Figure 34. Serial Port Connection Option 5-TDM Mode, DSP Master

## CONTROL PORTS

The ADAU1977 control port allows two modes of operationeither 2-wire $\mathrm{I}^{2} \mathrm{C}$ mode or 4 -wire SPI mode-that are used for setting the internal registers of the part. Both the $\mathrm{I}^{2} \mathrm{C}$ and SPI modes allow read and write capability of the registers. All the registers are eight bits wide. The registers start at Address 0x00 and end at Address $0 \times 1 \mathrm{~A}$.
The control port in both $\mathrm{I}^{2} \mathrm{C}$ and SPI modes is slave only and, therefore, requires the master in the system to operate. The registers can be accessed with or without the master clock to the part.

However, to operate the PLL, serial audio ports, and boost converter, the master clock is necessary.
By default, the ADAU1977 operates in $\mathrm{I}^{2} \mathrm{C}$ mode, but the part can be put into SPI mode by pulling the $\overline{\text { CLATCH }}$ pin low three times.
The control port pins are multifunctional, depending on the mode in which the part is operating. Table 20 describes the control port pin functions in both modes.

Table 20. Control Port Pin Functions

| Pin No. | I $^{2}$ C Mode |  | SPI Mode |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Pin Name | Pin Functions | Pin Type | Pin Functions | Pin Type |
|  | SDA/COUT | SDA: data | I/O | COUT: output data | O |
| 18 | SCL/CCLK | SCL: clock | CCLK: input clock | I | I |
| 20 | ADDRO/CLATCH | $I^{2} C$ Device Address Bit 0 | CLATCH: input | I |  |

ADAU1971

## $\mathbf{I}^{2} \mathrm{C}$ MODE

The ADAU1977 supports a 2-wire serial ( $\mathrm{I}^{2} \mathrm{C}$-compatible) bus protocol. Two pins-serial data (SDA) and serial clock (SCL) are used to communicate with the system $\mathrm{I}^{2} \mathrm{C}$ master controller. In $\mathrm{I}^{2} \mathrm{C}$ mode, the ADAU1977 is always a slave on the bus, meaning that it cannot initiate a data transfer. Each slave device on the $\mathrm{I}^{2} \mathrm{C}$ bus is recognized by a unique device address. The device address and $\mathrm{R} / \overline{\mathrm{W}}$ byte for the ADAU1977 are shown in Table 21. The address resides in the first seven bits of the $\mathrm{I}^{2} \mathrm{C}$ write. Bit 7 and Bit 6 of the $I^{2} \mathrm{C}$ address for the ADAU1977 are set by the levels on the ADDR1 and ADDR0 pins. The LSB of the first $\mathrm{I}^{2} \mathrm{C}$ byte (the $\mathrm{R} / \overline{\mathrm{W}}$ bit) from the master identifies whether it is a read or write operation. Logic Level 1 in LSB corresponds to a read operation, and Logic Level 0 corresponds to a write operation.

Table 21. ADAU1977 I ${ }^{2}$ C First Byte Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADDR1 | ADDR0 | 1 | 0 | 0 | 0 | 1 | $R / \bar{W}$ |

The first seven bits of the $\mathrm{I}^{2} \mathrm{C}$ chip address for the ADAU1977 are xx 10001 . Bit 0 and Bit 1 of the address byte can be set using the ADDR1 and ADDR0 pins to set the chip address to the desired value.

The 7 -bit $\mathrm{I}^{2} \mathrm{C}$ device address can be set to one of four possible options using the ADDR1 and ADDR0 pins:

- $\quad I^{2} C$ Device Address 0010001 ( $0 \times 11$ )
- $\quad \mathrm{I}^{2} \mathrm{C}$ Device Address 0110001 ( $0 \times 31$ )
- $\quad I^{2} C$ Device Address 1010001 (0x51)
- $\quad I^{2} C$ Device Address 1110001 (0x71)

In $\mathrm{I}^{2} \mathrm{C}$ mode, both the SDA and SCL pins require that an appropriate pull-up resistor be connected to IOVDD. The voltage on these signal lines should not exceed the voltage on the IOVDD pin. Figure 46 shows a typical connection diagram for the $\mathrm{I}^{2} \mathrm{C}$ mode.

The value of the pull-up resistor for the SDA or SCL pin can be calculated as follows.

Minimum RPULL UP $=\left(I O V D D-V_{I L}\right) / I_{\text {SINK }}$
where:
IOVDD is the I/O supply voltage, typically ranging from 1.8 V up to 3.3 V .
$V_{I L}$ is the maximum voltage at Logic Level 0 (that is, 0.4 V , as per the $I^{2} \mathrm{C}$ specifications).
$I_{\text {SINK }}$ is the current sink capability of the I/O pin.
The SDA pin can sink 2 mA current; therefore, the minimum value of Rpull up for an IOVDD of 3.3 V is $1.5 \mathrm{k} \Omega$.

Depending on the capacitance of the board, the speed of the bus can be restricted to meet the rise time and fall time specifications.
For fast mode with a bit rate time of around 1 Mbps , the rise time must be less than 550 ns . Use the following equation to determine whether the rise time specification can be met:

$$
t=0.8473 \times \text { RPULL UP } \times \text { CBOARD. } \text {. }
$$

To meet the 300 ns rise time requirement, the $\mathrm{C}_{\text {board }}$ must be less than 236 pF .

For the SCL pin, the calculations depend on the current sink capability of the $\mathrm{I}^{2} \mathrm{C}$ master used in the system.

## Addressing

Initially, each device on the $\mathrm{I}^{2} \mathrm{C}$ bus is in an idle state and monitors the SDA and SCL lines for a start condition and the proper address. The $\mathrm{I}^{2} \mathrm{C}$ master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high. This indicates that an address/data stream follows. All devices on the bus respond to the start condition and acquire the next eight bits from the master (the 7-bit address plus the R/ $\overline{\mathrm{W}}$ bit) MSB first. The master sends the 7-bit device address with the read/write bit to all the slaves on the bus. The device with the matching address responds by pulling the data line (SDA) low during the ninth clock pulse. This ninth bit is known as an acknowledge bit. All other devices withdraw from the bus at this point and return to the idle condition.
The R/W bit determines the direction of the data. A Logic 0 on the LSB of the first byte means that the master is to write information to the slave, whereas a Logic 1 means that the master is to read information from the slave after writing the address and repeating the start address. A data transfer takes place until a master initiates a stop condition. A stop condition occurs when SDA transitions from low to high while SCL is held high.
Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence during normal read and write operations, the ADAU1977 immediately jumps to the idle condition.


Figure 36. $I^{2}$ C Read from ADAU1977 Single Byte

## ADAU1971

## $I^{2}$ C Read and Write Operations

Figure 37 shows the format of a single-word write operation. Every ninth clock pulse, the ADAU1977 issues an acknowledge by pulling SDA low.
Figure 38 shows the format of a burst mode write sequence. This figure shows an example of a write to sequential singlebyte registers. The ADAU1977 increments its address register after every byte because the requested address corresponds to a register or memory area with a 1-byte word length.
Figure 39 shows the format of a single-word read operation. Note that the first $\mathrm{R} / \overline{\mathrm{W}}$ bit is 0 , indicating a write operation.
This is because the address still needs to be written to set up the internal address. After the ADAU1977 acknowledges the receipt of the address, the master must issue a repeated start command
followed by the chip address byte with the $\mathrm{R} / \overline{\mathrm{W}}$ bit set to 1 (read). This causes the ADAU1977 SDA to reverse and begin driving data back to the master. The master then responds every ninth pulse with an acknowledge pulse to the ADAU1977.
Figure 40 shows the format of a burst mode read sequence. This figure shows an example of a read from sequential single-byte registers. The ADAU1977 increments its address registers after every byte because the ADAU1977 uses an 8-bit register address.

Figure 37 to Figure 40 use the following abbreviations:
S = start bit
P = stop bit
AM = acknowledge by master
AS = acknowledge by slave


Figure 37. Single-Word $1^{2}$ C Write Format


Figure 38. Burst Mode ${ }^{2}$ C Write Format


Figure 39. Single-Word $I^{2} C$ Read Format


Figure 40. Burst Mode $I^{2} C$ Read Format

## SPI MODE

By default, the ADAU1977 is in $\mathrm{I}^{2} \mathrm{C}$ mode. To invoke SPI control mode, pull $\overline{\text { CLATCH }}$ low three times. This can be done by performing three dummy writes to the SPI port (the ADAU1977 does not acknowledge these three writes; see Figure 41). Beginning with the fourth SPI write, data can be written to or read from the device. The ADAU1977 can be taken out of SPI mode only by a full reset initiated by power cycling the device.
The SPI port uses a 4 -wire interface, consisting of the $\overline{\text { CLATCH }}$, CCLK, CIN, and COUT signals, and it is always a slave port. The $\overline{\text { CLATCH }}$ signal should go low at the beginning of a transaction and high at the end of a transaction. The CCLK signal latches CIN on a low-to-high transition. COUT data is shifted out of the ADAU1977 on the falling edge of CCLK and should be clocked into a receiving device, such as a microcontroller, on the CCLK rising edge. The CIN signal carries the serial input data, and the COUT signal carries the serial output data. The COUT signal remains tristated until a read operation is requested. This allows direct connection to other SPI-compatible peripheral COUT ports for sharing the same system controller port. All SPI transactions have the same basic format shown in Table 24. A timing diagram is shown in Figure 3. All data should be written MSB first.

## Chip Address $R / \bar{W}$

The LSB of the first byte of an SPI transaction is a $\mathrm{R} / \overline{\mathrm{W}}$ bit. This bit determines whether the communication is a read (Logic Level 1) or a write (Logic Level 0). This format is shown in Table 22.

Table 22. ADAU1977 SPI Address and $\mathrm{R} / \overline{\mathrm{W}}$ Byte Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $R / \bar{W}$ |

## Register Address

The 8-bit address word is decoded to a location in one of the registers. This address is the location of the appropriate register.

## Data Bytes

The number of data bytes varies according to the register being accessed. During a burst mode write, an initial register address is written followed by a continuous sequence of data for consecutive register locations.
A sample timing diagram for a single-word SPI write operation to a register is shown in Figure 42. A sample timing diagram of a singleword SPI read operation is shown in Figure 43. The COUT pin goes from being high- Z to being driven at the beginning of Byte 3 . In this example, Byte 0 to Byte 1 contain the device address, the $\mathrm{R} / \overline{\mathrm{W}}$ bit, and the register address to be read. Subsequent bytes carry the data from the device.

## Standalone Mode

The ADAU1977 can also be operated in standalone mode. However, in standalone mode, the boost converter, microphone bias, and diagnostics blocks are powered down. To set the part in standalone mode, pull the SA_MODE pin to IOVDD. In this mode, some pins change functionality to provide more flexibility (see Table 23 for more information).

Table 23. Pin Functionality in Standalone Mode

| Pin Function | Setting | Description |
| :---: | :---: | :---: |
| ADDR0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ${ }^{12}$ S SAI format TDM modes, determined by the SDATAOUT2 pin |
| ADDR1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Master mode SAI <br> Slave mode SAI |
| SDA | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { MCLK }=256 \times \mathrm{f}_{5} \text {, PLL on } \\ & \text { MCLK }=384 \times \mathrm{f}_{5} \text {, PLL on } \end{aligned}$ |
| SCL | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 48 kHz sample rate 96 kHz sample rate |
| SDATAOUT2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | TDM4—LRCLK pulse TDM8-LRCLK pulse |
| FAULT | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Slot 1 to Slot 4 in TDM8 <br> Slot 5 to Slot 8 in TDM8 |

If set for TDM8 mode, the FAULT pin is used as an input for assigning the ADC data slot to prevent collision with other data on TDM bus.

Table 24. Generic Control Word Format

| Byte 0 | Byte 1 | Byte 2 | Byte 3 $^{1}$ |
| :--- | :--- | :--- | :--- |
| Device Address[6:0], R/ $\overline{\mathrm{W}}$ | Register Address[7:0] | Data[7:0] | Data[7:0] |
|  |  |  |  |



Figure 41. SPI Mode Initial Sequence


Figure 42. SPI Write to ADAU1977 Clocking (Single-Word Write Mode)


Figure 43. SPI Read from ADAU1977 Clocking (Single-Word Read Mode)


## ADAU1971

## REGISTER SUMMARY

Table 25 is the control register summary. The registers can be accessed using the $I^{2} \mathrm{C}$ control port or the SPI control port.
Table 25. ADAU1977 Register Summary

| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | M_POWER | [7:0] | S_RST | RESERVED |  |  |  |  |  | PWUP | 0x00 | RW |
| 0x01 | PLL_CONTROL | [7:0] | PLL_LOCK | PLL_MUTE | RESERVED | CLK_S | RESERVED | MCS |  |  | 0x41 | RW |
| $0 \times 02$ | BST_CONTROL | [7:0] | BST_GOOD | FS_RATE |  | $\begin{aligned} & \begin{array}{l} \text { BOOST_SW_ } \\ \text { FREQ } \end{array} \\ & \hline \end{aligned}$ | OV_EN | BOOST_OV | OC_EN | BOOST_OC | 0x4A | RW |
| 0x03 | MB_BST_CONTROL | [7:0] | MB_VOLTS |  |  |  | MB_EN | BOOST_EN | MRCV | BOOST_RCVR | 0x7D | RW |
| 0x04 | BLOCK_POWER_SAI | [7:0] | LR_POL | BCLKEDGE | LDO_EN | VREF_EN | ADC_EN4 | ADC_EN3 | ADC_EN2 | ADC_EN1 | 0x3F | RW |
| 0x05 | SAI_CTRLO | [7:0] | SDATA_FMT |  | SAI |  |  | FS |  |  | 0x02 | RW |
| 0x06 | SAI_CTRL1 | [7:0] | SDATA_SEL | SLOT_WIDTH |  | DATA_WIDTH | LR_MODE | SAI_MSB | BCLKRATE | SAI_MS | 0x00 | RW |
| 0x07 | SAI_CMAP12 | [7:0] | CMAP_C2 |  |  |  | CMAP_C1 |  |  |  | 0x10 | RW |
| 0x08 | SAI_CMAP34 | [7:0] | CMAP_C4 |  |  |  | CMAP_C3 |  |  |  | 0x32 | RW |
| 0x09 | SAI_OVERTEMP | [7:0] | SAI_DRV_C4 | SAI_DRV_C3 | SAI_DRV_C2 | SAI_DRV_C1 | DRV_HIZ | OT_MCRV | OT_RCVR | OT | 0xF0 | RW |
| 0x0A | POSTADC_GAIN1 | [7:0] | PADC_GAIN1 |  |  |  |  |  |  |  | 0xA0 | RW |
| $0 \times 0 \mathrm{~B}$ | POSTADC_GAIN2 | [7:0] | PADC_GAIN2 |  |  |  |  |  |  |  | 0xA0 | RW |
| 0x0C | POSTADC_GAIN3 | [7:0] | PADC_GAIN3 |  |  |  |  |  |  |  | 0xA0 | RW |
| 0x0D | POSTADC_GAIN4 | [7:0] | PADC_GAIN4 |  |  |  |  |  |  |  | 0xA0 | RW |
| 0x0E | MISC_CONTROL | [7:0] | SUM_MODE |  | RESERVED | MMUTE | RESERVED |  |  | DC_CAL | 0x02 | RW |
| 0x10 | DIAG_CONTROL | [7:0] | RESERVED |  |  |  | DIAG_EN4 | DIAG_EN3 | DIAG_EN2 | DIAG_EN1 | 0x0F | RW |
| 0x11 | DIAG_STATUS1 | [7:0] | RESERVED | MIC_SHORT1 | MICH_OPEN1 | MICH_SB1 | MICH_SG1 | MICH_SMB1 | MICL_SB1 | MICL_SG1 | 0x00 | RW |
| 0x12 | DIAG_STATUS2 | [7:0] | RESERVED | MIC_SHORT2 | MIC_OPEN2 | MICH_SB2 | MICH_SG2 | MICH_SMB2 | MICL_SB2 | MICL_SG2 | 0x00 | RW |
| 0x13 | DIAG_STATUS3 | [7:0] | RESERVED | MIC_SHORT3 | MIC_OPEN3 | MICH_SB3 | MICH_SG3 | MICH_SMB3 | MICL_SB3 | MICL_SG3 | 0x00 | RW |
| 0x14 | DIAG_STATUS4 | [7:0] | RESERVED | MIC_SHORT4 | MIC_OPEN4 | MICH_SB4 | MICH_SG4 | MICH_SMB4 | MICL_SB4 | MICL_SG4 | 0x00 | RW |
| 0x15 | DIAG_IRQ1 | [7:0] | RESERVED | IRQ_RESET | IRQ_DRIVE | IRQ_POL | DIAG_MASK4 | DIAG_MASK3 | DIAG_MASK2 | DIAG_MASK1 | 0x20 | RW |
| 0x16 | DIAG_IRQ2 | [7:0] | $\begin{aligned} & \text { BST_FAULT_ } \\ & \text { MASK } \end{aligned}$ | MIC_SHORT_ MASK | MIC_OPEN_ MASK | $\begin{aligned} & \mathrm{MICH} \text { _SB_ } \\ & \text { MASK } \end{aligned}$ | $\begin{aligned} & \text { MICH_SG_ } \\ & \text { MASK } \end{aligned}$ | RESERVED | $\begin{aligned} & \text { MICL_SB_ } \\ & \text { MASK }^{2} \end{aligned}$ | $\begin{aligned} & \text { MICL_SG_ } \\ & \text { MASK } \end{aligned}$ | 0x00 | RW |
| 0x17 | DIAG_ADJUST1 | [7:0] | SHT_T_TRIP |  | SHT_M_TRIP |  | SHT_G_TRIP |  | SHT_B_TRIP |  | 0x00 | RW |
| 0x18 | DIAG_ADJUST2 | [7:0] | RESERVED |  | FAULT_TO |  | RESERVED | HYST_SM_EN | HYST_SG_EN | HYST_SB_EN | 0x20 | RW |
| 0x19 | ASDC_CLIP | [7:0] | RESERVED |  |  |  | ADC_CLIP4 | ADC_CLIP3 | ADC_CLIP2 | ADC_CLIP1 | 0x00 | RW |
| 0x1A | DC_HPF_CAL | [7:0] | DC_SUB_C4 | DC_SUB_C3 | DC_SUB_C2 | DC_SUB_C1 | DC_HPF_C4 | DC_HPF_C3 | DC_HPF_C2 | DC_HPF_C1 | 0x00 | RW |

## REGISTER DETAILS

## MASTER POWER AND SOFT RESET REGISTER

## Address: 0x00, Reset: 0x00, Name: M_POWER

The power management control register is used for enabling boost regulator, microphone bias, PLL, band gap reference, ADC, and LDO regulator.
[7] S_RST
Software Reset
0 : Normal Operation
1: Software Reset
[6:1] RESERVED
Reserved

[0] PWUP
Master Power-Up Control
0: Full Power-Down
1: Master Power-Up

Table 26. Bit Descriptions for M_POWER

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | S_RST | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Software Reset. The software reset resets all internal circuitry and places all control registers to their default state. It is not necessary to reset the ADAU1977 during a power-up or power-down cycle. <br> Normal Operation <br> Software Reset | 0x0 | RW |
| [6:1] | RESERVED |  | Reserved. | 0x00 | RW |
| 0 | PWUP | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Master Power-Up Control. The master power-up control fully powers up or powers down the ADAU1977. This must be set to 1 to power up the ADAU1977. Individual blocks can be powered down via their respective power control registers. <br> Full Power-Down <br> Master Power-Up | 0x0 | RW |

## PLL CONTROL REGISTER

Address: 0x01, Reset: 0x41, Name: PLL_CONTROL
[7] PLL_LOCK
PLL Lock Status
0: PLL Not Locked
1: PLL Locked
[6] PLL_MUTE
PLL Unlock Automute
0: No Automatic Mute on PLL Unlock
1: Automatic Mute with PLL Unlock
[5] RESERVED


Reserved
[2:0] MCS
Master Clock Select
001: $256 \times \mathrm{fS}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates)
010: $384 \times \mathrm{fS}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates)
011: $512 \times$ fS MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates)
100: $768 \times \mathrm{fS}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates)
000: $128 \times \mathrm{fS}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates)
101: Reserved
110: Reserved
111: Reserved
[3] RESERVED
[4] CLK_S
PLL Clock Source Select
0: MCLK Used for PLL Input
1: LRCLK Used for PLL Input; Only Supported for Sample Rates > 32 kHz

Table 27. Bit Descriptions for PLL_CONTROL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | PLL_LOCK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | PLL Lock Status. PLL lock status bit. When one PLL is locked. PLL Not Locked <br> PLL Locked | 0x0 | R |
| 6 | PLL_MUTE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | PLL Unlock Automute. When set to 1 , mutes the ADC output if PLL becomes unlocked. <br> No Automatic Mute on PLL Unlock <br> Automatic Mute with PLL Unlock | 0x1 | RW |
| 5 | RESERVED |  | Reserved. | 0x0 | RW |
| 4 | CLK_S | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | PLL Clock Source Select. Selecting input clock source for PLL. <br> MCLK Used for PLL Input <br> LRCLK Used for PLL Input; Only Supported for Sample Rates > 32 kHz | $0 \times 0$ | RW |
| [2:0] | MCS | $\begin{aligned} & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 000 \end{aligned}$ | Master Clock Select. MCS bits determine the frequency multiplication ratio of the PLL. It must be set based on the input MCLK frequency and sample rate. <br> $256 \times \mathrm{f}_{\mathrm{s}}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates) <br> $384 \times \mathrm{f}_{\mathrm{s}}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates) <br> $512 \times \mathrm{f}_{\mathrm{s}}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates) <br> $768 \times \mathrm{f}_{\mathrm{s}}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates) <br> $128 \times \mathrm{fs}$ MCLK for 32 kHz up to 48 kHz (see the PLL section for other sample rates) | 0x1 | RW |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 101 | Reserved |  |  |
|  |  | 110 | Reserved | Reserved | 111 |

## DC-TO-DC BOOST CONVERTER CONTROL REGISTER

Address: 0x02, Reset: 0x4A, Name: BST_CONTROL


Table 28. Bit Descriptions for BST_CONTROL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | BST_GOOD | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Boost Converter Output Status. <br> Boost Converter Output Not Stabilized <br> Boost Converter Output Good | 0x0 | R |
| [6:5] | FS_RATE | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Sample Rate Control for Boost Switching Frequency. $8 \mathrm{kHz} / 16 \mathrm{kHz} / 32 \mathrm{kHz} / 64 \mathrm{kHz} / 128 \mathrm{kHz}$ fs $11.025 \mathrm{kHz} / 22.05 \mathrm{kHz} / 44.1 \mathrm{kHz} / 88.2 \mathrm{kHz} / 176.4 \mathrm{kHz} \mathrm{f}_{\mathrm{s}}$ $12 \mathrm{kHz} / 24 \mathrm{kHz} / 48 \mathrm{kHz} / 96 \mathrm{kHz} / 192 \mathrm{kHz} \mathrm{f}_{\mathrm{s}}$ Reserved | 0x2 | RW |
| 4 | BOOST_SW_FREQ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Boost Regulator Switching Frequency. 1.5 MHz Switching Frequency <br> 3 MHz Switching Frequency | 0x0 | RW |
| 3 | OV_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Overvoltage Fault Protection Enable. <br> Disable <br> Enable | 0x1 | RW |
| 2 | BOOST_OV | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Boost Converter Overvoltage Fault Status. Normal Operation Overvoltage Fault | 0x0 | R |
| 1 | OC_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Overcurrent Fault Protection Enable. <br> Disable <br> Enable | 0x1 | RW |
| 0 | BOOST_OC | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Boost Converter Overcurrent Fault Status. <br> Normal Operation <br> Boost Overcurrent Protection Active | 0x0 | R |

## ADAU1971

## MICBIAS AND BOOST CONTROL REGISTER

Address: 0x03, Reset: 0x7D, Name: MB_BST_CONTROL
[7:4] MB_VOLTS MICBIAS Output Voltage
0000: 5.0 V
0001: 5.5 V
0010: 6.0 V
0011: 6.5 V
0100: 7.0 V
0101: 7.5 V
0110: 8.0 V
0111: 8.5 V
1000: 9.0 V
1001: Reserved
1010: Reserved
1011: Reserved
1100: Reserved
1101: Reserved
1110: Reserved
1111: Reserved
[3] MB_EN
MICBIAS Enable
0: MICBIAS Powered Down
1: MICBIAS Enabled

Table 29. Bit Descriptions for MB_BST_CONTROL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:4] | MB_VOLTS | 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 | MICBIAS Output Voltage. <br> 5.0 V <br> 5.5 V <br> 6.0 V <br> 6.5 V <br> 7.0 V <br> 7.5 V <br> 8.0 V <br> 8.5 V <br> 9.0 V <br> Reserved <br> Reserved <br> Reserved <br> Reserved <br> Reserved <br> Reserved <br> Reserved | 0x7 | RW |
| 3 | MB_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | MICBIAS Enable. <br> MICBIAS Powered Down MICBIAS Enabled | 0x1 | RW |
| 2 | BOOST_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Boost Enable. Boost Off Boost On | 0x1 | RW |
| 1 | MRCV | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Boost Fault Manual Recovery. <br> Normal Operation <br> Attempt Manual Boost Fault Recovery | 0x0 | W |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | BOOST_RCVR |  | Boost Recovery Mode. |  | $0 \times 1$ |
|  |  | 0 | Automatic Fault Recovery |  |  |
|  |  | 1 | Manual Fault Recovery; Use MRCV to Recover |  |  |

## BLOCK POWER CONTROL AND SERIAL PORT CONTROL REGISTER

Address: 0x04, Reset: 0x3F, Name: BLOCK_POWER_SAI


Table 30. Bit Descriptions for BLOCK_POWER_SAI

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | LR_POL | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets LRCLK Polarity. LRCLK Low then High LRCLK High then Low | 0x0 | RW |
| 6 | BCLKEDGE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets the Bit Clock Edge on Which Data Changes. Data Changes on Falling Edge <br> Data Changes on Rising Edge | 0x0 | RW |
| 5 | LDO_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | LDO Regulator Enable. LDO Powered Down LDO Enabled | 0x1 | RW |
| 4 | VREF_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Voltage Reference Enable. <br> Voltage Reference Powered Down <br> Voltage Reference Enabled | 0x1 | RW |
| 3 | ADC_EN4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 3 Enable. <br> ADC Channel Powered Down <br> ADC Channel Enabled | 0x1 | RW |
| 2 | ADC_EN3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 3 Enable. <br> ADC Channel Powered Down <br> ADC Channel Enabled | 0x1 | RW |
| 1 | ADC_EN2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 2 Enable. <br> ADC Channel Powered Down <br> ADC Channel Enabled | 0x1 | RW |
| 0 | ADC_EN1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 1 Enable. <br> ADC Channel Powered Down <br> ADC Channel Enabled | 0x1 | RW |

## SERIAL PORT CONTROL REGISTER1

Address: 0x05, Reset: 0x02, Name: SAI_CTRL0


Table 31. Bit Descriptions for SAI_CTRL0

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | SDATA_FMT | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Serial Data Format. <br> $I^{2}$ S Data Delayed from Edge of LRCLK by 1 BCLK <br> Left Justified <br> Right Justified, 24-Bit Data <br> Right Justified, 16-Bit Data | 0x0 | RW |
| [5:3] | SAI | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \end{aligned}$ | Serial Port Mode. <br> Stereo ( ${ }^{2} \mathrm{~S}$, LJ, RJ) <br> TDM2 <br> TDM4 <br> TDM8 <br> TDM16 | 0x0 | RW |
| [2:0] | FS | $\begin{aligned} & 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \end{aligned}$ | Sampling Rate. <br> 8 kHz to 12 kHz <br> 16 kHz to 24 kHz <br> 32 kHz to 48 kHz <br> 64 kHz to 96 kHz <br> 128 kHz to 192 kHz | 0x2 | RW |

## SERIAL PORT CONTROL REGISTER2

Address: 0x06, Reset: 0x00, Name: SAI_CTRL1

[7] SDATA_SEL
SDATAOUTx Pin Selection in TDM4 or Greater Modes.
0 : SDATAOUT1 used for output
1: SDATAOUT2 used for output
[6:5] SLOT_WIDTH
Number of BCLKs per Slot in TDM Mode
00: 32 BCLKs per TDM slot
01: 24 BCLKs per TDM slot
10: 16 BCLKs per TDM slot
11: Reserved
[0] SAI_MS
Sets the Serial Port into Master or Slave Mode
0 : LRCLK/BCLK Slave
1: LRCLK/BCLK Master
[1] BCLKRATE
Sets the Number of Bit Clock Cycles per Data Channel Generated When in Master Mode
0: 32 BCLKs/channel
1: 16 BCLKs/channel
[2] SAI_MSB
Sets Data to be Input/Output either
[4] DATA_WIDTH
MSB or LSB First
0: 24 -bit data
1: 16-bit data
0: MSB first data
1: LSB first data
[3] LR_MODE
Sets LRCLK Mode
0: $50 \%$ duty cycle clock
1: Pulse-LRCLK is a single BCLK cycle wide pulse

Table 32. Bit Descriptions for SAI_CTRL1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | SDATA_SEL |  | SDATAOUTx Pin Selection in TDM4 or Greater Modes. SDATAOUT1 used for output SDATAOUT2 used for output | 0x0 | RW |
| [6:5] | SLOT_WIDTH | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Number of BCLKs per Slot in TDM Mode. <br> 32 BCLKs per TDM slot <br> 24 BCLKs per TDM slot <br> 16 BCLKs per TDM slot <br> Reserved | 0x0 | RW |
| 4 | DATA_WIDTH |  | Output Data Bit Width. <br> 24-bit data <br> 16-bit data | 0x0 | RW |
| 3 | LR_MODE | 0 | Sets LRCLK Mode. <br> 50\% duty cycle clock <br> Pulse-LRCLK is a single BCLK cycle wide pulse | 0x0 | RW |
| 2 | SAI_MSB |  | Sets Data to be Input/Output either MSB or LSB First. <br> MSB first data <br> LSB first data | 0x0 | RW |
| 1 | BCLKRATE | 0 | Sets the Number of Bit Clock Cycles per Data Channel Generated When in Master Mode. <br> 32 BCLKs/channel <br> 16 BCLKs/channel | 0x0 | RW |
| 0 | SAI_MS | 0 | Sets the Serial Port into Master or Slave Mode. <br> LRCLK/BCLK Slave <br> LRCLK/BCLK Master | 0x0 | RW |

## CHANNEL MAPPING FOR OUTPUT SERIAL PORTS REGISTER

## Address: 0x07, Reset: 0x10, Name: SAI_CMAP12



Table 33. Bit Descriptions for SAI_CMAP12

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:4] | CMAP_C2 |  | ADC Channel 2 Output Mapping. | 0x1 | RW |
|  |  | 0000 | Slot 1 for Channel |  |  |
|  |  | 0001 | Slot 2 for Channel |  |  |
|  |  | 0010 | Slot 3 for Channel (on SDATAOUT2 in stereo modes) |  |  |
|  |  | 0011 | Slot 4 for Channel (on SDATAOUT2 in stereo modes) |  |  |
|  |  | 0100 | Slot 5 for Channel (TDM8+ only) |  |  |
|  |  | 0101 | Slot 6 for Channel (TDM8+ only) |  |  |
|  |  | 0110 | Slot 7 for Channel (TDM8+ only) |  |  |
|  |  | 0111 | Slot 8 for Channel (TDM8+ only) |  |  |
|  |  | 1000 | Slot 9 for Channel (TDM16 only) |  |  |
|  |  | 1001 | Slot 10 for Channel (TDM16 only) |  |  |
|  |  | 1010 | Slot 11 for Channel (TDM16 only) |  |  |
|  |  | 1011 | Slot 12 for Channel (TDM16 only) |  |  |
|  |  | 1100 | Slot 13 for Channel (TDM16 only) |  |  |
|  |  | 1101 | Slot 14 for Channel (TDM16 only) |  |  |
|  |  | 1110 | Slot 15 for Channel (TDM16 only) |  |  |
|  |  | 1111 | Slot 16 for Channel (TDM16 only) |  |  |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [3:0] | CMAP_C1 | 0000 <br> 0001 <br> 0010 <br> 0011 <br> 0100 <br> 0101 <br> 0110 <br> 0111 <br> 1000 <br> 1001 <br> 1010 <br> 1011 <br> 1100 <br> 1101 <br> 1110 <br> 1111 | ADC Channel 1 Output Mapping. If CMAP is set to a slot that doesn't exist for a given serial mode, then that channel will not be driven. For example, if CMAP is set to Slot 9 and the serial format is I2S, then that channel will not be driven. If more than one channel is set to the same slot, only the lowest channel number will be driven; other channels will not be driven. <br> Slot 1 for Channel <br> Slot 2 for Channel <br> Slot 3 for Channel (on SDATAOUT2 in stereo modes) <br> Slot 4 for Channel (on SDATAOUT2 in stereo modes) <br> Slot 5 for Channel (TDM8+ only) <br> Slot 6 for Channel (TDM8+ only) <br> Slot 7 for Channel (TDM8+ only) <br> Slot 8 for Channel (TDM8+ only) <br> Slot 9 for Channel (TDM16 only) <br> Slot 10 for Channel (TDM16 only) <br> Slot 11 for Channel (TDM16 only) <br> Slot 12 for Channel (TDM16 only) <br> Slot 13 for Channel (TDM16 only) <br> Slot 14 for Channel (TDM16 only) <br> Slot 15 for Channel (TDM16 only) <br> Slot 16 for Channel (TDM16 only) | 0x0 | RW |

## CHANNEL MAPPING FOR OUTPUT SERIAL PORTS REGISTER

Address: 0x08, Reset: 0x32, Name: SAI_CMAP34

[7:4] CMAP_C4
ADC Channel 4 Output Mapping
0000: Slot 1 for Channel
0001: Slot 2 for Channel
0010: Slot 3 for Channel (on SDATAOUT2 in stereo modes)
0011: Slot 4 for Channel (on
SDATAOUT2 in stereo modes)
0100: Slot 5 for Channel (TDM8+ only)
0101: Slot 6 for Channel (TDM8+ only)
0110: Slot 7 for Channel (TDM8 ${ }^{+}$ only)
0111: Slot 8 for Channel (TDM8 ${ }^{+}$ only)
1000: Slot 9 for Channel (TDM 16 only)
1001: Slot 10 for Channel (TDM16 only)
1010: Slot 11 for Channel (TDM16 only)
1011: Slot 12 for Channel (TDM16 only)
1100: Slot 13 for Channel (TDM16 only)
1101: Slot 14 for Channel (TDM16 only)
1110: Slot 15 for Channel (TDM16 only)
1111: Slot 16 for Channel (TDM16 only)
[3:0] CMAP_C3
ADC Channel 3 Output Mapping 0000: Slot 1 for Channel
0001: Slot 2 for Channel
0010: Slot 3 for Channel (on SDATAOUT2 in stereo modes)
0011: Slot 4 for Channel (on
SDATAOUT2 in stereo modes)
0100: Slot 5 for Channel (TDM8+ only)
0101: Slot 6 for Channel (TDM8+ only)
0110: Slot 7 for Channel (TDM8+ only)
0111: Slot 8 for Channel (TDM8+ only)
1000: Slot 9 for Channel (TDM 16 only)
1001: Slot 10 for Channel (TDM16 only)
1010: Slot 11 for Channel (TDM16 only)
1011: Slot 12 for Channel (TDM16 only)
1100: Slot 13 for Channel (TDM16 only)
1101: Slot 14 for Channel (TDM16 only)
1110: Slot 15 for Channel (TDM16 only)
1111: Slot 16 for Channel (TDM16 only)

Table 34. Bit Descriptions for SAI_CMAP34

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:4] | CMAP_C4 |  | ADC Channel 4 Output Mapping. | 0x3 | RW |
|  |  | 0000 | Slot 1 for Channel |  |  |
|  |  | 0001 | Slot 2 for Channel |  |  |
|  |  | 0010 | Slot 3 for Channel (on SDATAOUT2 in stereo modes) |  |  |
|  |  | 0011 | Slot 4 for Channel (on SDATAOUT2 in stereo modes) |  |  |
|  |  | 0100 | Slot 5 for Channel (TDM8+ only) |  |  |
|  |  | 0101 | Slot 6 for Channel (TDM8+ only) |  |  |
|  |  | 0110 | Slot 7 for Channel (TDM8+ only) |  |  |
|  |  | 0111 | Slot 8 for Channel (TDM8+ only) |  |  |
|  |  | 1000 | Slot 9 for Channel (TDM16 only) |  |  |
|  |  | 1001 | Slot 10 for Channel (TDM16 only) |  |  |
|  |  | 1010 | Slot 11 for Channel (TDM16 only) |  |  |
|  |  | 1011 | Slot 12 for Channel (TDM16 only) |  |  |
|  |  | 1100 | Slot 13 for Channel (TDM16 only) |  |  |
|  |  | 1101 | Slot 14 for Channel (TDM16 only) |  |  |
|  |  | 1110 | Slot 15 for Channel (TDM16 only) |  |  |
|  |  | 1111 | Slot 16 for Channel (TDM16 only) |  |  |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [3:0] | CMAP_C3 |  | ADC Channel 3 Output Mapping. | 0x2 | RW |
|  |  | 0000 | Slot 1 for Channel |  |  |
|  |  | 0001 | Slot 2 for Channel |  |  |
|  |  | 0010 | Slot 3 for Channel (on SDATAOUT2 in stereo modes) |  |  |
|  |  | 0011 | Slot 4 for Channel (on SDATAOUT2 in stereo modes) |  |  |
|  |  | 0100 | Slot 5 for Channel (TDM8+ only) |  |  |
|  |  | 0101 | Slot 6 for Channel (TDM8+ only) |  |  |
|  |  | 0110 | Slot 7 for Channel (TDM8+ only) |  |  |
|  |  | 0111 | Slot 8 for Channel (TDM8+ only) |  |  |
|  |  | 1000 | Slot 9 for Channel (TDM16 only) |  |  |
|  |  | 1001 | Slot 10 for Channel (TDM16 only) |  |  |
|  |  | 1010 | Slot 11 for Channel (TDM16 only) |  |  |
|  |  | 1011 | Slot 12 for Channel (TDM16 only) |  |  |
|  |  | 1100 | Slot 13 for Channel (TDM16 only) |  |  |
|  |  | 1101 | Slot 14 for Channel (TDM16 only) |  |  |
|  |  | 1110 | Slot 15 for Channel (TDM16 only) |  |  |
|  |  | 1111 | Slot 16 for Channel (TDM16 only) |  |  |

## SERIAL OUTPUT DRIVE AND OVERTEMPERATURE PROTECTION CONTROL REGISTER

## Address: 0x09, Reset: 0xF0, Name: SAI_OVERTEMP



Table 35. Bit Descriptions for SAI_OVERTEMP

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | SAI_DRV_C4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 4 Serial Output Drive Enable. <br> Channel Not Driven on Serial Output Port <br> Channel Driven on Serial Output Port; Slot Determined by CMAP | 0x1 | RW |
| 6 | SAI_DRV_C3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 3 Serial Output Drive Enable. <br> Channel Not Driven on Serial Output Port <br> Channel Driven on Serial Output Port; Slot Determined by CMAP | 0x1 | RW |
| 5 | SAI_DRV_C2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 2 Serial Output Drive Enable. <br> Channel Not Driven on Serial Output Port <br> Channel Driven on Serial Output Port; Slot Determined by CMAP | 0x1 | RW |
| 4 | SAI_DRV_C1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 1 Serial Output Drive Enable. <br> Channel Not Driven on Serial Output Port <br> Channel Driven on Serial Output Port; Slot Determined by CMAP | 0x1 | RW |
| 3 | DRV_HIZ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Select Whether to Tristate Unused SAI Channels or to Actively Drive These Data Slots. <br> Unused Outputs Driven Low Unused Outputs High-Z | 0x0 | RW |
| 2 | OT_MCRV | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Overtemperature Manual Recovery Attempt. Normal Operation <br> Attempt Manual Overtemperature Recovery | 0x0 | W |
| 1 | OT_RCVR | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Overtemperature Manual Recovery. <br> Automatic Recovery from Overtemperature Fault <br> Manual Recovery from Overtemperature Fault, Must Set OT_MCRV Register | 0x0 | RW |


| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | OT | 0 | Overtemperature Status. | Normal Operation | $0 \times 0$ |
|  |  | 1 | Overtemperature Fault |  |  |
|  |  |  |  |  |  |

## POST ADC GAIN CHANNEL 1 CONTROL REGISTER

Address: 0x0A, Reset: 0xA0, Name: POSTADC_GAIN1

## [7:0] PADC_GAIN1

Channel 1 Post ADC Gain

$$
00000000:+60 \mathrm{~dB} \text { Gain }
$$

$$
00000001:+59.625 \mathrm{~dB} \text { Gain }
$$

$$
00000010:+59.25 \text { dB Gain }
$$

10011111: +0.375 dB Gain 10100000: 0 dB Gain 10100001: -0.375 dB Gain

11111110: -35.625 dB Gain 11111111: Mute

Table 36. Bit Descriptions for POSTADC_GAIN1

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | ---: | :--- | :--- | :--- | :--- |
| $[7: 0]$ | PADC_GAIN1 |  | Channel 1 Post ADC Gain. | OxA0 | RW |  |
|  |  | 00000000 | +60 dB Gain |  |  |  |
|  |  | 00000001 | +59.625 dB Gain |  |  |  |
|  |  | 00000010 | +59.25 dB Gain | $\ldots$ |  |  |
|  |  | 1001111 | +0.375 dB Gain |  |  |  |
|  |  | 10100000 | 0 dB Gain |  |  |  |
|  |  | 1010001 | -0.375 dB Gain | $\ldots$ | $\ldots$ |  |
|  |  | 11111110 | -35.625 dB Gain |  |  |  |
|  |  | 1111111 | Mute |  |  |  |

## ADAU1971

## POST ADC GAIN CHANNEL 2 CONTROL REGISTER

## Address: 0x0B, Reset: 0xA0, Name: POSTADC_GAIN2

[7:0] PADC_GAIN2
Channel 2 Post ADC Gain 00000000: +60 dB Gain 00000001: +59.625 dB Gain 00000010: +59.25 dB Gain

10011111: +0.375 dB Gain 10100000: 0 dB Gain 10100001: -0.375 dB Gain

11111110: - 35.625 dB Gain 11111111: Mute


Table 37. Bit Descriptions for POSTADC_GAIN2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | PADC_GAIN2 |  | Channel 2 Post ADC Gain. | OxA0 | RW |
|  |  | 00000000 | +60 dB Gain |  |  |
|  |  | 00000001 | +59.625 dB Gain |  |  |
|  |  | 00000010 | +59.25 dB Gain | $\ldots$ |  |
|  |  | 10011111 | +0.375 dB Gain |  |  |
|  |  | 10100000 | 0 dB Gain |  |  |
|  |  | 10100001 | -0.375 dB Gain | $\ldots$ | $\ldots$ |
|  |  | 1111110 | -35.625 dB Gain |  |  |
|  |  | 11111111 | Mute |  |  |

## Data Sheet

## POST ADC GAIN CHANNEL 3 CONTROL REGISTER

## Address: 0x0C, Reset: 0xA0, Name: POSTADC_GAIN3

[7:0] PADC_GAIN3 Channel 3 Post ADC Gain 00000000: 460 dB Gain 00000001: +59.625 dB Gain 00000010: +59.25 dB Gain

10011111: +0.375 dB Gain 10100000: 0 dB Gain 10100001: -0.375 dB Gain

11111110: - 35.625 dB Gain 11111111: Mute


Table 38. Bit Descriptions for POSTADC_GAIN3

| Bits | Bit Name | Settings | Description | Reset | Access |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | PADC_GAIN3 |  | Channel 3 Post ADC Gain. |  |  |  |
|  |  | 00000000 | +60 dB Gain |  |  |  |
|  |  | 00000001 | +59.625 dB Gain | RW |  |  |
|  |  | $\ldots 0000010$ | +59.25 dB Gain | $\ldots$ |  |  |
|  |  | 1001111 | +0.375 dB Gain |  |  |  |
|  |  | 10100000 | 0 dB Gain |  |  |  |
|  |  | 10100001 | -0.375 dB Gain | $\ldots$ |  |  |
|  |  | 1111110 | -35.625 dB Gain |  |  |  |
|  |  | 11111111 | Mute |  |  |  |

## POST ADC GAIN CHANNEL 4 CONTROL REGISTER

## Address: 0x0D, Reset: 0xA0, Name: POSTADC_GAIN4

[7:0] PADC_GAIN4


Channel 4 Post ADC Gain 00000000: +60 dB Gain 00000001: +59.625 dB Gain 00000010: +59.25 dB Gain

10011111: +0.375 dB Gain 10100000: 0 dB Gain 10100001: -0.375 dB Gain

11111110: - 35.625 dB Gain 11111111: Mute

Table 39. Bit Descriptions for POSTADC_GAIN4

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[7: 0]$ | PADC_GAIN4 |  | Channel 4 Post ADC Gain. | OxAO | RW |
|  |  | 00000000 | +60 dB Gain |  |  |
|  |  | 00000001 | +59.625 dB Gain |  |  |
|  |  | 00000010 | +59.25 dB Gain | $\ldots$ |  |
|  |  | 1001111 | +0.375 dB Gain |  |  |
|  |  | 10100000 | 0 dB Gain |  |  |
|  |  | 1010001 | -0.375 dB Gain | $\ldots$ |  |
|  |  | 11111110 | -35.625 dB Gain |  |  |
|  |  | 1111111 | Mute |  |  |

## HIGH-PASS FILTER AND DC OFFSET CONTROL REGISTER AND MASTER MUTE

Address: 0x0E, Reset: 0x02, Name: MISC_CONTROL


Table 40. Bit Descriptions for MISC_CONTROL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | SUM_MODE | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Channel Summing Mode Control for Higher SNR. <br> Normal 4-Channel Operation <br> 2-Channel Summing Operation (See the ADC Summing Modes Section) <br> 1-Channel Summing Operation (See the ADC Summing Modes Section) <br> Reserved | 0x0 | RW |
| 5 | RESERVED |  | Reserved. | 0x0 | RW |
| 4 | MMUTE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Master Mute. Normal Operation All Channels Muted | 0x0 | RW |
| [3:1] | RESERVED |  | Reserved. | 0x1 | RW |
| 0 | DC_CAL | 0 | DC Calibration Enable. <br> Normal Operation Perform DC Calibration | 0x0 | RW |

## ADAU1971

## DIAGNOSTICS CONTROL REGISTER

Address: 0x10, Reset: 0x0F, Name: DIAG_CONTROL


Table 41. Bit Descriptions for DIAG_CONTROL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:4] | RESERVED |  | Reserved. | 0x0 | RW |
| 3 | DIAG_EN4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Diagnostics Enable Channel 4. <br> Diagnostics Disabled <br> Diagnostics Enabled | 0x1 | RW |
| 2 | DIAG_EN3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Diagnostics Enable Channel 3. <br> Diagnostics Disabled <br> Diagnostics Enabled | 0x1 | RW |
| 1 | DIAG_EN2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Diagnostics Enable Channel 2. <br> Diagnostics Disabled <br> Diagnostics Enabled | 0x1 | RW |
| 0 | DIAG_EN1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Diagnostics Enable Channel 1. <br> Diagnostics Disabled <br> Diagnostics Enabled | 0x1 | RW |

## DIAGNOSTICS REPORT REGISTER CHANNEL 1

## Address: 0x11, Reset: 0x00, Name: DIAG_STATUS1

[7] RESERVED
Reserved
[6] MIC_SHORT1
Mic Terminals Shorted
0: Normal Operation
1: Mic Terminals Shorted
[5] MICH_OPEN1
Mic Open Connection
0: Normal Operation
1: Mic Open Connection
[4] MICH_SB1
Mic High Shorted to Supply
0 : Normal Operation
1: Mic High Shorted to Supply

[0] MICL_SG1
Mic Low Shorted to Ground
0: Normal Operation
1: Mic Low Shorted to Ground
[1] MICL_SB1
Mic Low Shorted to Supply
0: Normal Operation
1: Mic Low Shorted to Supply
[2] MICH_SMB1
Mic High Shorted to MICBIAS
0: Normal Operation
1: Mic High Shorted to MICBIAS
[3] MICH_SG1
Mic High Shorted to Ground
0: Normal Operation
1: Mic High Shorted to Ground

Table 42. Bit Descriptions for DIAG_STATUS1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED |  | Reserved. | 0x0 | RW |
| 6 | MIC_SHORT1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Terminals Shorted. Normal Operation Mic Terminals Shorted | 0x0 | R |
| 5 | MICH_OPEN1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Open Connection. <br> Normal Operation <br> Mic Open Connection | $0 \times 0$ | R |
| 4 | MICH_SB1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Supply. Normal Operation Mic High Shorted to Supply | 0x0 | R |
| 3 | MICH_SG1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Ground. <br> Normal Operation <br> Mic High Shorted to Ground | 0x0 | R |
| 2 | MICH_SMB1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to MICBIAS. Normal Operation Mic High Shorted to MICBIAS | $0 \times 0$ | R |
| 1 | MICL_SB1 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Mic Low Shorted to Supply. Normal Operation Mic Low Shorted to Supply | 0x0 | R |
| 0 | MICL_SG1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Low Shorted to Ground. Normal Operation Mic Low Shorted to Ground | $0 \times 0$ | R |

## ADAU1971

## DIAGNOSTICS REPORT REGISTER CHANNEL 2

## Address: 0x12, Reset: 0x00, Name: DIAG_STATUS2

[7] RESERVED
Reserved
[6] MIC_SHORT2
Mic Terminals Shorted
0: Normal Operation
1: Mic Terminals Shorted
[5] MIC_OPEN2
Mic Open Connection
0: Normal Operation
1: Mic Open Connection
[4] MICH_SB2
Mic High Shorted to Supply
0 : Normal Operation
1: Mic High Shorted to Supply

[0] MICL_SG2
Mic Low Shorted to Ground
0 : Normal Operation
1: Mic Low Shorted to Ground
[1] MICL_SB2
Mic Low Shorted to Supply
0: Normal Operation
1: Mic Low Shorted to Supply
[2] MICH_SMB2
Mic High Shorted to MICBIAS
0 : Normal operation
1: Mic High Shorted to MICBIAS
[3] MICH_SG2
Mic High Shorted to Ground
0 : Normal Operation
1: Mic High Shorted to Ground

Table 43. Bit Descriptions for DIAG_STATUS2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED |  | Reserved. | 0x0 | RW |
| 6 | MIC_SHORT2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Terminals Shorted. Normal Operation Mic Terminals Shorted | 0x0 | R |
| 5 | MIC_OPEN2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Open Connection. Normal Operation Mic Open Connection | 0x0 | R |
| 4 | MICH_SB2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Supply. Normal Operation Mic High Shorted to Supply | 0x0 | R |
| 3 | MICH_SG2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Ground. <br> Normal Operation <br> Mic High Shorted to Ground | 0x0 | R |
| 2 | MICH_SMB2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to MICBIAS. <br> Normal operation <br> Mic High Shorted to MICBIAS | 0x0 | R |
| 1 | MICL_SB2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Low Shorted to Supply. Normal Operation Mic Low Shorted to Supply | 0x0 | R |
| 0 | MICL_SG2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Low Shorted to Ground. <br> Normal Operation <br> Mic Low Shorted to Ground | 0x0 | R |

## DIAGNOSTICS REPORT REGISTER CHANNEL 3

## Address: 0x13, Reset: 0x00, Name: DIAG_STATUS3

[7] RESERVED
Reserved
[6] MIC_SHORT3
Mic Terminals Shorted
0 : Normal Operation
1: Mic Terminals Shorted
[5] MIC_OPEN3
Mic Open Connection
0 : Normal Operation
1: Mic Open Connection
[4] MICH_SB3
Mic High Shorted to Supply
0: Normal Operation
1: Mic High Shorted to Supply

[0] MICL_SG3
Mic Low Shorted to Ground
0: Normal Operation
1: Mic Low Shorted to Ground
[1] MICL_SB3
Mic Low Shorted to Supply
0: Normal Operation
1: Mic Low Shorted to Supply
[2] MICH_SMB3
Mic High Shorted to MICBIAS
0: Normal Operation
1: Mic High Shorted to MICBIAS
[3] MICH_SG3
Mic High Shorted to Ground
0: Normal Operation
1: Mic High Shorted to Ground

Table 44. Bit Descriptions for DIAG_STATUS3

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED |  | Reserved. | 0x0 | RW |
| 6 | MIC_SHORT3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Terminals Shorted. Normal Operation Mic Terminals Shorted | 0x0 | R |
| 5 | MIC_OPEN3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Open Connection. <br> Normal Operation Mic Open Connection | 0x0 | R |
| 4 | MICH_SB3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Supply. Normal Operation Mic High Shorted to Supply | $0 \times 0$ | R |
| 3 | MICH_SG3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Ground. Normal Operation Mic High Shorted to Ground | 0x0 | R |
| 2 | MICH_SMB3 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Mic High Shorted to MICBIAS. <br> Normal Operation <br> Mic High Shorted to MICBIAS | $0 \times 0$ | R |
| 1 | MICL_SB3 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Mic Low Shorted to Supply. Normal Operation Mic Low Shorted to Supply | $0 \times 0$ | R |
| 0 | MICL_SG3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Low Shorted to Ground. Normal Operation Mic Low Shorted to Ground | 0x0 | R |

## ADAU1971

## DIAGNOSTICS REPORT REGISTER CHANNEL 4

## Address: 0x14, Reset: 0x00, Name: DIAG_STATUS4

[7] RESERVED
Reserved
[6] MIC_SHORT4
Mic Terminals Shorted
0: Normal Operation
1: Mic Terminals Shorted
[5] MIC_OPEN4
Mic Open Connection
0: Normal Operation
1: Mic Open Connection
[4] MICH_SB4
Mic High Shorted to Supply
0 : Normal Operation
1: Mic High Shorted to Supply

[0] MICL_SG4
Mic Low Shorted to Ground
0 : Normal Operation
1: Mic Low Shorted to Ground
[1] MICL_SB4
Mic Low Shorted to Supply
0: Normal Operation
1: Mic Low Shorted to Supply
[2] MICH_SMB4
Mic High Shorted to MICBIAS
0 : Normal Operation
1: Mic High Shorted to MICBIAS
[3] MICH_SG4
Mic High Shorted to Ground
0 : Normal Operation
1: Mic High Shorted to Ground

Table 45. Bit Descriptions for DIAG_STATUS4

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED |  | Reserved. | 0x0 | RW |
| 6 | MIC_SHORT4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Terminals Shorted. <br> Normal Operation <br> Mic Terminals Shorted | 0x0 | R |
| 5 | MIC_OPEN4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Open Connection. Normal Operation Mic Open Connection | 0x0 | R |
| 4 | MICH_SB4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Supply. Normal Operation Mic High Shorted to Supply | 0x0 | R |
| 3 | MICH_SG4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to Ground. Normal Operation Mic High Shorted to Ground | 0x0 | R |
| 2 | MICH_SMB4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic High Shorted to MICBIAS. Normal Operation Mic High Shorted to MICBIAS | 0x0 | R |
| 1 | MICL_SB4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Low Shorted to Supply. Normal Operation Mic Low Shorted to Supply | 0x0 | R |
| 0 | MICL_SG4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Mic Low Shorted to Ground. <br> Normal Operation <br> Mic Low Shorted to Ground | 0x0 | R |

## DIAGNOSTICS INTERRUPT PIN CONTROL REGISTER 1

Address: 0x15, Reset: 0x20, Name: DIAG_IRQ1


Table 46. Bit Descriptions for DIAG_IRQ1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED |  | Reserved. | 0x0 | RW |
| 6 | IRQ_RESET | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Reset. <br> Normal Operation Reset FAULT Pin | 0x0 | RW |
| 5 | IRQ_DRIVE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Drive Options. FAULT Pin Always Driven FAULT Pin Only Driven During Fault, Otherwise High-Z | 0x1 | RW |
| 4 | IRQ_POL | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Polarity. <br> Faults Set FAULT Pin Low <br> Faults Set FAULT Pin High | 0x0 | RW |
| 3 | DIAG_MASK4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for All Channel 4 Faults. <br> Faults on Channel 4 Trigger FAULT Pin <br> Faults on Channel 4 Do Not Trigger FAULT Pin | 0x0 | RW |
| 2 | DIAG_MASK3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for All Channel 3 Faults. <br> Faults on Channel 3 Trigger FAULT Pin <br> Faults on Channel 3 Do Not Trigger FAULT Pin | 0x0 | RW |
| 1 | DIAG_MASK2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for All Channel 2 Faults. <br> Faults on Channel 2 Trigger FAULT Pin <br> Faults on Channel 2 Do Not Trigger FAULT Pin | 0x0 | RW |
| 0 | DIAG_MASK1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for All Channel 1 Faults. <br> Faults on Channel 1 Trigger FAULT Pin <br> Faults on Channel 1 Do Not Trigger FAULT Pin | 0x0 | RW |

## DIAGNOSTICS INTERRUPT PIN CONTROL REGISTER 2

## Address: 0x16, Reset: 0x00, Name: DIAG_IRQ2

|  | B7 | B6 | B5 | 84 | B3 | B2 | B1 | B0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| [7] BST_FAULT_MASK |  |  |  |  |  |  |  |  |  |
| FAULT Pin Mask for Boost Faults $\square^{\text {a }}$ - $\square^{\text {a }}$ - FAULT Pin Mask for Mic Low Short to |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| 1: Boost Faults Do Not Assert FAULT Pin |  |  |  |  |  |  |  |  | 0 : Faults Trigger FAULT Pin |
|  |  |  |  |  |  |  |  |  |  |
| FAULT Pin Mask for Mic Terminal Short ${ }^{\text {[1] MICL_SB_MASK }}$ |  |  |  |  |  |  |  |  |  |
| Fault $\square^{\text {a }}$ FAULT Pin Mask for Mic Low Short to |  |  |  |  |  |  |  |  |  |
| 0: Faults Trigger FAULT Pin ${ }^{\text {a }}$ - Supply Fault |  |  |  |  |  |  |  |  |  |
| 1: Faults Do Not Trigger FAULT Pin ${ }^{\text {a }}$ ( Faults Trigger FAULT Pin |  |  |  |  |  |  |  |  |  |
| [5] MIC_OPEN_MASK _ |  |  |  |  |  |  |  |  |  |
| FAULT Pin Mask for Mic Open Connection [2] RESERVED |  |  |  |  |  |  |  |  |  |
| Fault ${ }^{\text {a }}$ - |  |  |  |  |  |  |  |  |  |
| 0: Faults Trigger FAULT Pin [3] MICH_SG_MASK |  |  |  |  |  |  |  |  |  |
| 1: Faults Do Not Trigger FAULT Pin $\quad$ FAULT Pin Mask for Mic High Short to |  |  |  |  |  |  |  |  |  |
| [4] MICH_SB_MASK |  |  |  |  |  |  |  |  | 0 : Faults Trigger FAULT Pin |
| FAULT Pin Mask for Mic High Short to 1: Faults Do Not Trigger FaUlT Pin |  |  |  |  |  |  |  |  |  |
| Supply Fault |  |  |  |  |  |  |  |  |  |
| 0 : Faults Trigger FAULT Pin |  |  |  |  |  |  |  |  |  |
| 1: Faults Do Not Trigger FAULT Pin |  |  |  |  |  |  |  |  |  |

Table 47. Bit Descriptions for DIAG_IRQ2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | BST_FAULT_MASK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for Boost Faults. Boost Faults Assert FAULT Pin Boost Faults Do Not Assert FAULT Pin | 0x0 | RW |
| 6 | MIC_SHORT_MASK | $0$ | FAULT Pin Mask for Mic Terminal Short Fault. <br> Faults Trigger FAULT Pin <br> Faults Do Not Trigger FAULT Pin | 0x0 | RW |
| 5 | MIC_OPEN_MASK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for Mic Open Connection Fault. <br> Faults Trigger FAULT Pin <br> Faults Do Not Trigger FAULT Pin | 0x0 | RW |
| 4 | MICH_SB_MASK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for Mic High Short to Supply Fault. Faults Trigger FAULT Pin Faults Do Not Trigger FAULT Pin | 0x0 | RW |
| 3 | MICH_SG_MASK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for Mic High Short to Ground Fault. Faults Trigger FAULT Pin <br> Faults Do Not Trigger FAULT Pin | 0x0 | RW |
| 1 | MICL_SB_MASK | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FAULT Pin Mask for Mic Low Short to Supply Fault. <br> Faults Trigger FAULT Pin <br> Faults Do Not Trigger FAULT Pin | 0x0 | RW |
| 0 | MICL_SG_MASK | 0 1 | FAULT Pin Mask for Mic Low Short to Ground Fault. <br> Faults Trigger FAULT Pin <br> Faults Do Not Trigger FAULT Pin | 0x0 | RW |

## DIAGNOSTICS ADJUSTMENTS REGISTER 1

## Address: 0x17, Reset: 0x00, Name: DIAG_ADJUST1



Table 48. Bit Descriptions for DIAG_ADJUST1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | SHT_T_TRIP | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Short Fault to Other Terminal Trip Point Adjust. <br> $0.465 \times$ MICBIAS to $0.535 \times$ MICBIAS <br> $0.483 \times$ MICBIAS to $0.517 \times$ MICBIAS <br> $0.429 \times$ MICBIAS to $0.571 \times$ MICBIAS <br> Reserved | 0x0 | RW |
| [5:4] | SHT_M_TRIP | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Short Fault to Mic Bias Trip Point Adjust. <br> $0.95 \times$ MICBIAS <br> $0.9 \times$ MICBIAS <br> $0.85 \times$ MICBIAS <br> $0.975 \times$ MICBIAS | 0x0 | RW |
| [3:2] | SHT_G_TRIP | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Short Fault to Ground Trip Point Adjust. <br> $0.2 \times$ VREF <br> $0.133 \times$ VREF <br> $0.1 \times$ VREF <br> $0.266 \times$ VREF | 0x0 | RW |
| [1:0] | SHT_B_TRIP | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Short Fault to Supply/Battery Trip Point Adjust. $\begin{aligned} & 0.95 \times \text { VBAT } \\ & 0.9 \times \text { VBAT } \\ & 0.85 \times \text { VBAT } \\ & 0.975 \times \text { VBAT } \end{aligned}$ | 0x0 | RW |

## DIAGNOSTICS ADJUSTMENTS REGISTER 2

Address: 0x18, Reset: 0x20, Name: DIAG_ADJUST2


Table 49. Bit Descriptions for DIAG_ADJUST2

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | RESERVED |  | Reserved. | 0x0 | RW |
| [5:4] | FAULT_TO | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Fault Timeout Adjust. <br> No Fault Timeout Period (That Is, the Time That the Fault Needs to Persist Before Being Reported) <br> 50 ms Fault Timeout Period 100 ms Fault Timeout Period (Default) <br> 150 ms Fault Timeout Period | 0x2 | RW |
| 3 | RESERVED |  | Reserved. | 0x0 | RW |
| 2 | HYST_SM_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Hysteresis Short to MICBIAS Enable. <br> Disable <br> Enable | 0x0 | RW |
| 1 | HYST_SG_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Hysteresis Short to Ground Enable. <br> Disable <br> Enable | 0x0 | RW |
| 0 | HYST_SB_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Hysteresis Short to Battery Enable. <br> Disable <br> Enable | 0x0 | RW |

## Data Sheet

## ADC CLIPPING STATUS REGISTER

Address: 0x19, Reset: 0x00, Name: ASDC_CLIP


Table 50. Bit Descriptions for ASDC_CLIP

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:4] | RESERVED |  | Reserved. | 0x0 | RW |
| 3 | ADC_CLIP4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 4 Clip Status. Normal Operation ADC Channel Clipping | 0x0 | R |
| 2 | ADC_CLIP3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 3 Clip Status. Normal Operation ADC Channel Clipping | 0x0 | R |
| 1 | ADC_CLIP2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 2 Clip Status. Normal Operation ADC Channel Clipping | 0x0 | R |
| 0 | ADC_CLIP1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | ADC Channel 1 Clip Status. Normal Operation ADC Channel Clipping | 0x0 | R |

## DIGITAL DC HIGH-PASS FILTER AND CALIBRATION REGISTER

Address: 0x1A, Reset: 0x00, Name: DC_HPF_CAL


Table 51. Bit Descriptions for DC_HPF_CAL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | DC_SUB_C4 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 4DC Subtraction from Calibration. No DC Subtraction DC Value from DC Calibration Is Subtracted | 0x0 | RW |
| 6 | DC_SUB_C3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 3 DC Subtraction from Calibration. No DC Subtraction DC Value from DC Calibration Is Subtracted | 0x0 | RW |
| 5 | DC_SUB_C2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 2 DC Subtraction from Calibration. No DC Subtraction DC Value from DC Calibration Is Subtracted | 0x0 | RW |
| 4 | DC_SUB_C1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 1 DC Subtraction from Calibration. No DC Subtraction DC Value from DC Calibration Is Subtracted | 0x0 | RW |
| 3 | DC_HPF_C4 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Channel 4 DC High-Pass Filter Enable. HPF Off HPF On | 0x0 | RW |
| 2 | DC_HPF_C3 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 3 DC High-Pass Filter Enable. <br> HPF Off <br> HPF On | 0x0 | RW |
| 1 | DC_HPF_C2 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Channel 2 DC High-Pass Filter Enable. <br> HPF Off <br> HPF On | 0x0 | RW |
| 0 | DC_HPF_C1 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Channel 1 DC High-Pass Filter Enable. HPF Off HPF On | 0x0 | RW |

## Data Sheet

## APPLICATIONS CIRCUIT

NOTES

1. R9, R10, R15 = TYPICAL $2 \mathrm{k} \Omega$ FOR IOVDD $=3.3 \mathrm{~V}, 1 \mathrm{k} \Omega$ FOR 1.8 V .
2. R11 THROUGH R14 USED FOR SETTING THE DEVICE IN $I^{2} C$ MODE.
3. R16 = TYPICAL $47 \mathrm{k} \Omega$ FOR IOVDD $=3.3 \mathrm{~V}, 22 \mathrm{k} \Omega$ FOR 1.8 V .
4. PLL LOOP FILTER:

|  | PLL INPUT OPTION |  |
| :--- | :--- | :--- |
|  | LRCLK | MCLK |
| R17 | $4.87 \mathrm{k} \Omega$ | $1 \mathrm{k} \Omega$ |
| C20 | 2200 pF | 390 pF |
| C21 | 39 nF | 5600 pF |

5. FOR MORE INFORMATION ABOUT CALCULATING THE VALUE OF $R_{E X T}$, SEE THE POWER-ON RESET SEQUENCE SECTION.

Figure 46. Typical Application Schematic—Two Microphones, Two Line Inputs, $I^{2} \mathrm{C}$ and $I^{2}$ S Mode

## OUTLINE DIMENSIONS



FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.

COMPLIANT TO JEDEC STANDARDS MO-220-WJJD.


Figure 47. 40-Lead Lead Frame Chip Scale Package [LFCSP_WQ] $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ Body, Very Very Thin Quad (CP-40-14)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1,2}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADAU1977WBCPZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 40 -Lead LFCSP_WQ | CP-40-14 |
| ADAU1977WBCPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 40 -Lead LFCSP_WQ, 7"Tape and Reel | CP-40-14 |
| ADAU1977WBCPZ-RL | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 40 -Lead LFCSP_WQ, 13"Tape and Reel | CP-40-14 |
| EVAL-ADAU1977Z |  | Evaluation Board |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2} \mathrm{~W}=$ Qualified for Automotive Applications.

## AUTOMOTIVE PRODUCTS

The ADAU1977W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.


[^0]:    ${ }^{1}$ When VBAT $\leq$ MICBIAS, a short to VBAT cannot be distinguished from a short to MICBIAS, and reporting a short to VBAT fault takes precedence over a short to MICBIAS fault.

[^1]:    ${ }^{1} \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{I} / \mathrm{O}=$ input/output, and $\mathrm{P}=$ power.

[^2]:    ${ }^{1}$ Check with the manufacturer for the appropriate temperature ratings for a given application.

