

# NVMFD5852NL, NVMFD5852NLWF

## Power MOSFET

40 V, 6.9 mΩ, 44 A, Dual N-Channel Logic Level, Dual SO-8FL

### Features

- Small Footprint (5x6 mm) for Compact Designs
- Low  $R_{DS(on)}$  to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5852NLWF – Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free Device

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage	$V_{DSS}$	40	V	
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	V	
Continuous Drain Current $R_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady State	$T_{mb} = 25^\circ\text{C}$	44	A
		$T_{mb} = 100^\circ\text{C}$	31	
Power Dissipation $R_{\Psi J-mb}$ (Notes 1, 2, 3)	Steady State	$T_{mb} = 25^\circ\text{C}$	27	W
		$T_{mb} = 100^\circ\text{C}$	13	
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 3 & 4)	Steady State	$T_A = 25^\circ\text{C}$	15	A
		$T_A = 100^\circ\text{C}$	10.6	
Power Dissipation $R_{\theta JA}$ (Notes 1 & 3)	Steady State	$T_A = 25^\circ\text{C}$	3.2	W
		$T_A = 100^\circ\text{C}$	1.6	
Pulsed Drain Current	$T_A = 25^\circ\text{C}, t_p = 10 \mu\text{s}$	$I_{DM}$	329	A
Operating Junction and Storage Temperature	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$	
Source Current (Body Diode)	$I_S$	40	A	
Single Pulse Drain-to-Source Avalanche Energy ( $T_J = 25^\circ\text{C}, V_{GS} = 10 \text{ V}, I_{L(pk)} = 40 \text{ A}, L = 0.1 \text{ mH}, R_G = 25 \Omega$ )	$E_{AS}$	80	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)	$T_L$	260	$^\circ\text{C}$	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) – Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	5.6	$^\circ\text{C}/\text{W}$
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	47	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. Psi ( $\Psi$ ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
4. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




ON Semiconductor®

<http://onsemi.com>


$V_{(BR)DSS}$	$R_{DS(on)}$ MAX	$I_D$ MAX
40 V	6.9 mΩ @ 10 V	44 A
	12.0 mΩ @ 4.5 V	

### Dual N-Channel



DFN8 5x6  
(SO8FL)  
CASE 506BT

### MARKING DIAGRAM



5852NL = Specific Device Code for NVMFD5852NL  
5852LW = Specific Device Code for NVMFD5852NLWF  
A = Assembly Location  
Y = Year  
W = Work Week  
ZZ = Lot Traceability

### ORDERING INFORMATION

Device	Package	Shipping†
NVMFD5852NLT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5852NLWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NVMFD5852NL, NVMFD5852NLWF

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>			37.3		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	T <sub>J</sub> = 25°C		1.0	μA
			T <sub>J</sub> = 125°C		100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA

## ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	1.4		2.4	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>			6.3		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		5.3	6.9	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A		8.7	12	
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 5 A		24		S

## CHARGES AND CAPACITANCES

Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V		1800		pF
Output Capacitance	C <sub>oss</sub>			240		
Reverse Transfer Capacitance	C <sub>rss</sub>			180		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 20 A		20		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>			1.5		
Gate-to-Source Charge	Q <sub>GS</sub>			5.5		
Gate-to-Drain Charge	Q <sub>GD</sub>			10.9		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32V, I <sub>D</sub> = 20 A		36		nC

## SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 20 A, R <sub>G</sub> = 2.5 Ω		12		ns
Rise Time	t <sub>r</sub>			52		
Turn-Off Delay Time	t <sub>d(off)</sub>			21		
Fall Time	t <sub>f</sub>			13		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V, I <sub>D</sub> = 20 A, R <sub>G</sub> = 2.5 Ω		12		ns
Rise Time	t <sub>r</sub>			8.0		
Turn-Off Delay Time	t <sub>d(off)</sub>			27		
Fall Time	t <sub>f</sub>			5.0		

## DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A	T <sub>J</sub> = 25°C	0.84	1.1	V
			T <sub>J</sub> = 125°C	0.69		
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, d <sub>IS</sub> /d <sub>t</sub> = 100 A/μs, I <sub>S</sub> = 20 A		22.3		ns
Charge Time	t <sub>a</sub>			12.8		
Discharge Time	t <sub>b</sub>			9.4		
Reverse Recovery Charge	Q <sub>RR</sub>			15.2		

5. Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs.  $V_{GS}$




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature






Figure 6. Drain-to-Source Leakage Current vs. Voltage

# NVMFD5852NL, NVMFD5852NLWF


## TYPICAL CHARACTERISTICS




**Figure 7. Capacitance Variation**




**Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**



**Figure 9. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 10. Diode Forward Voltage vs. Current**



**Figure 11. Maximum Rated Forward Biased Safe Operating Area**

# NVMFD5852NL, NVMFD5852NLWF

## TYPICAL CHARACTERISTICS




Figure 12. Thermal Response

# NVMFD5852NL, NVMFD5852NLWF

## PACKAGE DIMENSIONS

### DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual) CASE 506BT ISSUE E

