

Failsafe Watchdog

Features

- Failsafe watchdog function: timeout warning after 1st timeout period, reset after 2nd timeout period, reset remains active to avoid further failures
- Standard timeout period and power-on reset time (10 ms), externally programmable if required
- V_{IN} monitoring with 3 standard or programmable trigger voltages for: power-on reset initialization, advanced power-fail warning (SAVE), reset at powerdown (RES)
- V_{DD} monitoring: power-on reset initialization enabled only if V_{DD} ≥ 3.5 V
- Internal voltage reference
- Works down to 1.5 V supply voltage
- Push-pull or Open drain outputs
- Low current consumption
- Available for normal and extended temperature range
- DIP8 and SO8 package


Description

The H 6006 is a monolithic low power CMOS device combining a programmable digital timer and a series of voltage comparators on the same chip. The device is specially convenient for Watch-Dog functions such as microprocessor and supply voltage monitoring. The watchdog part is designed to be used in all applications where it is important that after the occurence of a malfunction the microprocessor system is stopped to avoid further damage. The timeout warning signal (TO) can be used to try to reactivate the system before halting it. The voltage monitoring part provides double security by combining both unregulated voltage and regulated voltage monitoring simultaneously. The H 6006 initializes the power-on reset after VIN reached VSH and VDD raises above 3.5 V. If VIN drops below VSL, the H 6006 gives an advanced warning signal for register saving and if the voltage drops further below V_{RL}, RES goes active. The H 6006 functions at any supply voltage down to 1.5V and is therefore particularly suited for start-up and shut-down control of microprocessor systems


Applications

- Microprocessor and microcontroller systems
- Point of sales equipment
- Telecom products
- Automotive subsystems

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage V _{pp} to V _{ss}	V _{DO}	-0.3 to +8V
Voltage at any pin to V _{SS}	V _{MIN}	-0.3
Voltage at any pin to VDD (except VIN)	V _{MAX}	+0.3
Voltage at V _{IN} to V _{SS}	VINMAX	+15V
Current at any output	J _{MAX}	±10mA
Storage temperature	T _{STO}	-65+150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature					
Industrial	TAI	-40		+85	℃
Extended	TAX	-40		+125	°C
Supply voltage	V _{DD}	1.5		5.5	٧
Comparator input voltage		ŀ			1
Version A2, A3, B2, B3	VIN	0		V _{DD}	٧
Version A1, B1	VIN	0		12	V
RC-oscillator programm-					
ing (see Fig. 15)		Ì			
External capacitance	Ci	I	1	100	ηF
External resistance	R1	10			kΩ

Table 2

Electrical Characteristics

 $V_{DD} = 5.0 \text{ V}$, $T_A = -40 \text{ to } +85^{\circ}\text{C}$ (-40 to +125°C for extended temperature range version), unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
V _{DD} activation threshold	Von	T _A = 25°C	3		3.5	٧
V _{DD} deactivation threshold	V _{OFF}	T _A = 25°C		V _{ON} -1.5		٧
Supply current	l _{DD}	RC open, TCL=5V, V _{IN} =0V		50	140	μΑ
Input V _{IN} , TCL]					
Leakage current	l _{IP}	$V_{SS} \le V_{IP} \le V_{DD};$				
•	1 "	T _A = 85°C		0.005	1	μA
Input current on pin V _{IN}	I _{IN}	Versions A1, B1; V _{IN} = 10V		100	180	μΑ
TCL input low level	V _{IL}	1		1	8.0	V
TCL input high level	V _{IH}		2.4			V
TO, SAVE, RES Outputs						
Leakage current	louk	Versions A1, A2, A3;				1
-		$V_{OUT} = V_{DD}$		0.05	1	μA
Drive currents (all versions)	lau	$V_{OI} = 0.4V$	3.2	8		mA
,	loL	$V_{DD} = 3.5V; V_{OL} = 0.4V$	2			mA
	loL	$V_{DD} = 1.6V; V_{OL} = 0.4V$	80	1 1		μΑ
Drive currents	I _{OH}	V _{OH} = 4.0V	3.2	8		mA
(versions B1, B2, B3)1)	I _{OH}	$V_{DD} = 3.5V; V_{DH} \ge 2.8V$	2			mA.
· · · · · · ·	I _{OH}	$V_{DD} = 1.6V; V_{OH} = V_{DD} - 0.4$	80	1 1		μΑ

¹⁾ Versions: An = open drain outputs; Bn = push-pull outputs

Table 3

Table 4

V_{IN} Surveillance

Voltage thresholds at TA = 25°C

Version 1)	Comparator Reference	Input Resistance R _{VIN}	Thresholds	Threshold Tolerance	Ratio Tolerance ³⁾
A1, B1	V _{DD}	100kΩ	9.00 8.00 7.00 ²⁾	± 5%	± 2%
A2, B2	V _{DD}	~100MΩ	2.25 2.00 1.75 ²⁾	± 5%	± 2%
A3, B3	Band-gap reference	~100MΩ	2.00 1.95 1.90	±10%	± 2%

¹⁾ Versions: An = open drain outputs; Bn = push-pull outputs

 $^{2)}$ at $V_{DD} = 5V$

³⁾ Threshold ratio as V_{SH}/V_{SL} or V_{SL}/V_{RL}



Timing Characteristics


 $V_{DD} = 5.0 \text{ V}$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ ($-40 \text{ to } +125^{\circ}\text{C}$ for extended temperature range version), unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays TCL to output pins V _{IN} to output pins	T _{DIDO}	Excluding debounce time T _{OB}		250 4	500 10	ns μs
Logic transition times on all output pins	T _{TR}	Load 10kΩ, 100pF		30	100	ns
Timeout period	T _{TO}	RC open, unshielded, T _A = 25°C RC open, unshielded (not tested)	6 4.5	10	16 20	ms ms
T _{TCL} input pulse width	T _{TCL}		150			ns
Power-on reset debounce	TDB			T _{TO/32}		ms


Table 5

Timing Waveforms

Voltage reaction: Von Monitoring




Voltage Reaction: V_{IN} Monitoring







Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1	V _{IN}	Voltage monitoring input
2	TČL	Timer clear input signal
3	RC	RC oscillator tuning input
4	V _{SS}	GND terminal
5	RES	Reset output
6	SAVE	Save output
7	TO	Timer output signal
8	V _{DD}	Positive supply voltage terminal

Table 6

Functional Description

Supply Lines

The circuit is powered through the V_{DD} and V_{SS} pins. It monitors both its own V_{DD} supply and a voltage applied to the V_{IN} input.

V_{DD} Monitoring

During power-up the V_{IN} monitoring is disabled and RES and SAVE stay active low as long as V_{DD} is below V_{ON} (3.5V). As soon as V_{DD} reaches the V_{ON} level, the state of the outputs depend on the watchdog timer and the voltage at V_{IN} relative to the thresholds (see Fig. 3 and 4). If the supply voltage V_{DD} falls back below V_{OFF} (1.5V) the watchdog timer and the V_{IN} monitoring are disabled and the outputs SAVE and RES are active low. The V_{DD} line should be free of spikes.

V_{IM} Monitoring

The analog voltage comparators compare the voltage applied to VIN (typically connected to the input of the voltage regulator) with the stabilized supply voltage V_{DD} (versions A1, B1, A2, B2) or with the bandgap voltage (versions A3, B3) (see Fig. 7). At power-up, when VDD reached VON and VIN reaches the VSH level, the SAVE output goes high, and the timer starts running, setting RES high after the time T_{TO} (see Fig. 4). If V_{IN} falls below Vsi, the SAVE output goes low and stays low until Vin rises again above V_{SH}. If V_{IN} falls below the voltage V_{RL}, the RES output will go low and the on-chip timer will stop. When VIN rises again above VSH, the timer will initiate a power-up sequence. The RES output may however be influenced independently of the voltage VIN by the timer action, see section "Combined Voltage and Timer Action". Monitoring the rough DC side of the regulator as shown in Fig. 12 is the only way to have advanced warning at power-down. Spikes on VIN should be filtered if they are likely to drop below Vsi.


The combination of $V_{\rm IN}$ and $V_{\rm DD}$ monitoring provide high system security: if $V_{\rm IN}$ rises much faster than $V_{\rm DD}$, then the device starts the power-on sequence only when $V_{\rm DD}$ reached $V_{\rm ON}$ (Fig. 3). Short circuits on the regulated supply voltage can be detected.

Voltage Thresholds on Vin


The H 6006 is available with 3 different sets of thresholds:

Version A1, B1: with internal voltage divider, resulting in


thresholds for direct monitoring of the unregulated voltage without external components.



Version A2, B2: for monitoring of all unregulated voltage, where custom programming is required. Fix resistor values can be used for programming.



Version A3, B3: for monitoring of regulated voltage, where no unregulated voltage is available (the tolerance is \pm 10%, see Tabel 4. For tighter tolerances, trimming can be used, see Fig. 10).





Monitoring of the unregulated voltage require versions A1, B1, A2 and B2. The versions are based on the principle that $V_{\rm DD}$ rises with $V_{\rm IN}$ on power-up and $V_{\rm DD}$ holds up for a certain time after $V_{\rm IN}$ starts dropping on power-down. The version A1 and B1 have a $100 {\rm k}\Omega$ nominal resistance from $V_{\rm IN}$ to $V_{\rm SS}$ (internal voltage divider). The versions A2, B2, A3 and B3 have high impedance $V_{\rm IN}$ inputs (see Fig. 7 and Table 4) for external threshold volt age programming by a voltage divider on pin $V_{\rm IN}$. The levels obtained are proportional to the internal levels $V_{\rm SH}$, $V_{\rm SL}$ and $V_{\rm RL}$ on the chip itself (see Electrical Specifications).

Timer Programming

With pin $\overline{\text{RC}}$ unconnected, the on-chip $\overline{\text{RC}}$ oscillator together with its divider chain give a timeout T_{TO} of typically 10ms. For programming a different T_{TO} , an approximation for calculating component values is given by the formula:

$$T_{TO} = \left[0.75 + \frac{(32 + C_1) \cdot 1.6}{5.5 + \frac{V_{DD} - 0.8}{R_1}} \right] \cdot 1.024$$

$$\begin{split} R_{1\,\text{min.}} &= 10\,\text{k}\Omega,\, C_{1\,\text{max.}} = 1\,\mu\text{F} \\ \text{If } R_1\,\text{is in } M\Omega\,\text{and } C_1\,\text{in pF, } T_{TO}\,\text{will be in ms.} \end{split}$$

Thus, a resistor decreases and a capcitor increases the interval to timeout. By using both external components, excellent temperature stability of T_{TO} can be achieved. With \overline{TCL} tied to either V_{DO} or V_{SS} , a precise square wave of period 2 x T_{TO} is generated at the output \overline{TO} . The oscillator and watchdog timer run so long as the chip is powered with at least the minimum positive supply voltage specified (V_{ON}), and so long as V_{IN} remains above the

level V_{RL} after a power-up sequence. If the timer function is not required, input TCL should be tied to output TO to give a simple voltage monitor (see Fig. 14).

Timer Clearing and RES Action


A negative edge or a negative pulse at the \overline{TCL} input longer than 150ns will reset the timer and set \overline{TO} high. If a further \overline{TCL} signal edge or pulse is applied before T_{TO} timeout, \overline{TO} will stay high and the timer will again be reset to zero (see Fig. 5). If no \overline{TCL} signal is applied before the T_{TO} timeout, \overline{TO} will start to generate a square wave of period 2 x T_{TO} starting with a low state. If no \overline{TCL} signal is applied during the first low state of \overline{TO} , then the \overline{TES} output will go low and stay low until \overline{TO} then extra signal, or until a fresh power-up sequence.

Combined Voltage and Timer Action

The combination of voltage and timer action is illustrated by the sequence of events shown in Fig. 6. One timeout period after V_{IN} reached V_{SH}, during power-up, RES goes inactive high. No TCL pulse will have any effect until this power-on reset delay is completed. After completing the power-up sequence the watchdog timer starts acting. If no TCL pulse occurs, the timeout warning TO goes active low after one timeout period Tro. After each subsequent timeout period without a timer clear pulse TCL. TO changes its polarity providing a square wave signal. RES activates at the end of the first low state of the TO signal, A TCL pulse clears the watchdog timer and resets the TO and RES output inactive high again. A voltage drop below the V_{PI} level overrides the timer and immediately forces RES and SAVE active low and disables TO. Any further TCL pulse has no effect until the next power-up sequence has completed.


Typical Applications

Microprocessor Watchdog with Power-On Reset and Voltage Monitor







Voltage Monitor with Spike Suppression




Watchdog and Power-On Reset



V_{DD} Monitoring and Power-On Reset




External Programming of RC Oscillator






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Type¹⁾ Package H 6006 nn 8P DIP8 H 6006 nn 8S SO8

Extended temperature range (-40 to +125°C)

Type¹⁾ Package H 6006 nnX 8P DIP8* H 6006 nnX 8S SO8*

1) nn stands for the versions A1*, B1, A2, B2, A3, B3

* Non-stock items

Chip form on request

The H 6006 standard versions are as shown in the electrical specifications:

H 6006 n1 H 6006 n2

H 6006 n3

The device has the option of open drain or push-pull outputs:

H 6006 An open drain outputs H 6006 Bn push-pull outputs

When ordering please specify complete part number.