Am27S41/27PS41

16,384-Bit (4,096 x 4) Bipolar PROM

DISTINCTIVE CHARACTERISTICS

- Ultra-fast access time "A" version (35 ns Max.) Fast access time Standard version (50 ns Max.) — allow
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
 - Member of generic PROM series utilizing standard programming algorithm


GENERAL DESCRIPTION

The Am27S41 (4,096-words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs compatible with lowpower Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy-word depth expansion is facilitated by active LOW $(\overline{G_1} \& \overline{G_2})$ output enables.

This device is also offered in a power-switched version, the Am27PS41.

BLOCK DIAGRAM




*E nomenclature applies only to Am27PS power-switched versions.

PRODUCT SELECTOR GUIDE

Part Number	278	41A	279	S 4 1	27P	S4 1	
Address Access Time	35 ns	50 ns	50 ns	65 ns	50 ns	65 ns	
Operating Range	С	М	С	М	С	М	


Publication # Rev. Amendment
02122 C /0
Issue Date: May 1986

CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




*E nomenclature applies only to Am27PS power-switched versions.

ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations				
AM27S41				
AM27S41A	PC, PCB,			
AM27PS41	DC, DCB			

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

API Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations AM27S41 AM27S41A /BRA

AM27PS41

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

PIN DESCRIPTION

A₀-A₁₁ Address inputs

The 12-bit field presented at the address inputs selects one of 4,096 memory locations to be read from.

Q₀ - Q₃ Data Output Port

The outputs whose state represents the data read from the selected memory locations.

G₁, G₂ Output Enable

Provides direct control of the Q-output, three-state buffers. Outputs disabled forces all outputs to a floating or highimpedance state. On power-switched version, the disabled state reduces the Icc to Iccn.

Enable =
$$\overline{G_1} \cdot \overline{G_2}$$

Disable = $\overline{G_1} \cdot \overline{G_2}$

= G1 • G2

V_{CC} Device Power Supply Pin

The most posi' ve of the logic power supply pins.

GND Device Power Supply Pin

The most negative of the logic power supply pins.

FUNCTIONAL DESCRIPTION

Power Switching

The Am27PS41 is a power-switched device. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I_{CC} is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

- 1. When the Am27PS41 is selected by a low level on \overline{E}_1 , a current surge is placed on the V_{CC} supply due to the power-up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1 μ f ceramic capacitor be connected from pin 20 to pin 10 at each device. (See Figure 1.)
- Address access time (TAVQ1) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TEVAV < 0) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Ambient Temperature with	Commercial (C) Devices Temperature
Power Applied55 to +125°C	Supply Voltage
Supply Voltage0.5 V to +7.0 V DC Voltage Applied to Outputs (Except During Programming)0.5 V to +V _{CC} Max.	Military (M) Devices Temperature Supply Voltage
DC Voltage Applied to Outputs During Programming	Operating ranges defin
Output Current into Outputs During Programming (Max. Duration of 1 sec) 250 mA	functionality of the devi
DC Input Voltage0.5 V to + 5.5 V	Military Products 100%
DC Input Current30 mA to +5 mA	-55°C, +25°C, 125°C

OPERATING RANGES

Commercial (C) Devices Temperature
Military (M) Devices
Temperature55 to +125°C Supply Voltage+4.5 V to +5.5 \
Operating ranges define those limits between which the functionality of the device is guaranteed.
Military Products 100% tested at case temperature

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter Symbol	Parameter Description	Test Conditions		Min.	Тур.	Max.	Units
Vон	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -2.0 mA V _{IN} = V _{IH} or V _{IL}		2.4			Volts
VOL	Output LOW	V _{CC} = Min., 1 _{OL} = 16 mA	COM'L			0.45	Volts
VOL ,	Voltage	VIN = VIH or VIL	MIŁ			0.50	VOIUS
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)		2.0			Volts
VIL	input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)				0.8	Volts
1 _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = 0.45 V				-0.250	mA
ŧн	Input HiGH Current	V _{CC} = Max., V _{IN} = V _{CC}				40	μΑ
la-	Output Short	V _{CC} = Max., V _{OUT} = 0.0 V	COM'L	-20		-90	
Isc	Circuit Current	(Note 1)	MIL	-15		-90	mA
l	Power Supply	Vcc = Max. All inputs = 0.0 V	COM'L			165	
loc	Current	ACC - Max. All sibrits - 0:0 A	MIL			170	mA
ICCD	Am27PS Version Power Down Supply Current	V _{CC} = Max. VE ₁ = 2.4 V, All other inputs = 0.0 V				85	mA
Vi	input Clamp Voltage	V _{CC} = Min., I _{IN} = -18 mA				-1.2	Volts
law.	Output Leakage	V _{CC} = Max.	Vo=Vcc			40	
ICEX	Current VG1 = 2.4 V		V _O = 0.4 V			-40	μΑ
CIN	Input Capacitance	V _{IN} = 2.0 V @ f = 1 MHz (Note 2)			5.0		
COUT	Output Capacitance	V _{OUT} = 2.0 V @ f = 1 MHz (Note 2)			8.0		pF


Notes: 1. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.


2. These parameters are not 100% tested, but are periodically sampled.

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

^{*}See the last page of this spec for Group A Subgroup Testing information.

TYPICAL DC and AC OPERATING CHARACTERISTICS






Typical I_{CC} Current Surge without 0.1 mF (I_{CC} is Current Supplied by V_{CC} Power Supply)

Typical I $_{CC}$ Current Surge with 0.1 mF (I $_{CC}$ is Current Supplied by V $_{CC}$ Power Supply)

Figure 1. I_{CC} Current







Figure 2A. TAVQV1 versus TEVAV

Figure 2B. TEVQV versus TAVEV

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
}} ≪	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

				27S Version		27PS Version						
	Parameter Parameter			COM'L		MIL		COM'L		MIL		
No.	Symbol	Description	Version	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
	T414014	Address Valid to Output Valid Access Time			35		50					
1	TAVQV				50		65		50		65	ns
2	TGVQZ	Date: to a Charles to the same	Α		25		30					
	IGVQZ	Delay from Output Enable Valid to Output Hi-Z	STD		25		30		25		30	ns
3	TGVQV	Polys form D to a S to a superior	A		25		30					
<u> </u>	IGVQV	Delay from Output Enable Valid to Output Valid			25		30		60		65	ns
4	4 TAVOV1 Power Switched Address Valid to Output Valid		A						60		65	
	_ /// Carr	Access Time (Am27PS Versions only)	STD						80		90	ns


See Switching Test Circuit.

Notes: 1. TAVQV is tested with switch S₁ closed and C_L = 5 pF. TEVAV is defined as chip enable setup time.

2. For the three-state output, TGVQZ is tested with C_L = 5 pF to the 1.5 V level; S₁ is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQV is tested with C_L = 5 pF. HIGH to high-impedance tests are made with S₁ open to an output voltage of steady state HIGH - 0.5 V; LOW to high-impedance tests are made with S₁ closed to the steady state LOW + 0.5 V level.

*See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS



WF021670

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
V _{OH}	1, 2, 3
Vol	1, 2, 3
VIH	1, 2, 3
V _{IL}	1, 2, 3
liL	1, 2, 3
Ы	1, 2, 3
Isc	1, 2, 3
loc	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
4	TAVQV1	9, 10, 11
	Functional Tests	7, 8

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.