

**MITSUBISHI LSIs**  
**M5M51008BP,FP,VP,RV,KV,KR-55L, -70L, -10L,**  
**-55LL,-70LL,-10LL**  
**1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM**

**DESCRIPTION**

The M5M51008BP,FP,VP,RV,KV,KR are a 1048576-bit CMOS static RAM organized as 131072-word by 8-bit which are fabricated using high-performance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM.

They are low standby current and low operation current and ideal for the battery back-up application.

The M5M51008BVP,RV,KV,KR are packaged in a 32-pin thin small outline package which is a high reliability and high density surface mount device (SMD). Two types of devices are available. M5M51008BVP,KV (normal lead vend type package), M5M51008BRV,KR (reverse lead vend type package). Using both types of devices, it becomes very easy to design a printed circuit board.


**FEATURES**

| Type name                      | Access time (max) | Power supply current |   |
|--------------------------------|-------------------|----------------------|---|
|                                |                   | Active (1MHz) (max)  | stand-by (max)                          |
| M5M51008BP,FP,VP,RV,KV,KR-55L  | 55ns              | 15mA                 | 100µA (VCC=5.5V)                        |
| M5M51008BP,FP,VP,RV,KV,KR-70L  | 70ns              |                      |   |
| M5M51008BP,FP,VP,RV,KV,KR-10L  | 100ns             | 15mA                 | 20µA (VCC=5.5V)<br>0.3µA (VCC=3.0V,typ) |
| M5M51008BP,FP,VP,RV,KV,KR-55LL | 55ns              |                      |   |
| M5M51008BP,FP,VP,RV,KV,KR-70LL | 70ns              |                      |   |
| M5M51008BP,FP,VP,RV,KV,KR-10LL | 100ns             |                      |   |

- Single +5V power supply
- Low stand-by current 0.3µA (typ.)
- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by  $\bar{S}_1, S_2$
- Data hold on +2V power supply
- Three-state outputs : OR-tie capability
- $\bar{OE}$  prevents data contention in the I/O bus
- Common data I/O
- Package
  - M5M51008BP ..... 32 pin 600 mil DIP
  - M5M51008BFP ..... 32 pin 525 mil SOP
  - M5M51008BVP,RV ..... 32 pin 8 X 20 mm<sup>2</sup>TSOP
  - M5M51008BKV,KR ..... 32 pin 8 X 13.4 mm<sup>2</sup>TSOP

**APPLICATION**

Small capacity memory units



MITSUBISHI LSIs  
**M5M51008BP,FP,VP,RV,KV,KR-55L, -70L, -10L,  
 -55LL,-70LL,-10LL**

**1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM**

**FUNCTION**

The operation mode of the M5M51008B series are determined by a combination of the device control inputs  $\overline{S}_1$ ,  $S_2$ ,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S}_1$  and the high level  $S_2$ . The address must be setup before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{W}$ ,  $\overline{S}_1$  or  $S_2$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S}_1$  and  $S_2$  are in an active state ( $\overline{S}_1 = L, S_2 = H$ ).

When setting  $\overline{S}_1$  at a high level or  $S_2$  at a low level, the chip are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\overline{S}_1$  and  $S_2$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

**FUNCTION TABLE**

| $\overline{S}_1$ | $S_2$ | $\overline{W}$ | $\overline{OE}$ | Mode          | DQ             | $I_{CC}$ |
|------------------|-------|----------------|-----------------|---------------|----------------|----------|
| X                | L     | X              | X               | Non selection | High-impedance | Stand-by |
| H                | X     | X              | X               | Non selection | High-impedance | Stand-by |
| L                | H     | L              | X               | Write         | Din            | Active   |
| L                | H     | H              | L               | Read          | Dout           | Active   |
| L                | H     | H              | H               |               | High-impedance | Active   |

**BLOCK DIAGRAM**



MITSUBISHI LSIs  
**M5M51008BP,FP,VP,RV,KV,KR-55L, -70L, -10L,  
 -55LL,-70LL,-10LL**

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter             | Conditions           | Ratings                     | Unit |
|------------------|-----------------------|----------------------|-----------------------------|------|
| V <sub>CC</sub>  | Supply voltage        | With respect to GND  | -0.3*~7                     | V    |
| V <sub>I</sub>   | Input voltage         |                      | -0.3*~V <sub>CC</sub> + 0.3 | V    |
| V <sub>O</sub>   | Output voltage        |                      | 0~V <sub>CC</sub>           | V    |
| P <sub>d</sub>   | Power dissipation     | T <sub>a</sub> =25°C | 700                         | mW   |
| T <sub>opr</sub> | Operating temperature |                      | 0~70                        | °C   |
| T <sub>stg</sub> | Storage temperature   |                      | -65~150                     | °C   |

\* -3.0V in case of AC ( Pulse width ≤ 30ns )

**DC ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V±10%, unless otherwise noted )

| Symbol           | Parameter                                | Test conditions   | Limits                |              |                       | Unit |
|------------------|--|---|-----------------------|--------------|-----------------------|------|
|                  |  |   | Min                   | Typ          | Max                   |      |
| V <sub>IH</sub>  | High-level input voltage                 |   | 2.2                   |              | V <sub>CC</sub> +0.3V | V    |
| V <sub>IL</sub>  | Low-level input voltage                  |   | -0.3*                 |              | 0.8                   | V    |
| V <sub>OH1</sub> | High-level output voltage 1              | I <sub>OH</sub> = -1mA  | 2.4                   |              |                       | V    |
| V <sub>OH2</sub> | High-level output voltage 2              | I <sub>OH</sub> = -0.1mA  | V <sub>CC</sub> -0.5V |              |                       | V    |
| V <sub>OL</sub>  | Low-level output voltage                 | I <sub>OL</sub> =2mA  |                       |              | 0.4                   | V    |
| I <sub>I</sub>   | Input current                            | V <sub>I</sub> =0~V <sub>CC</sub>   |                       |              | ±1                    | μA   |
| I <sub>O</sub>   | Output current in off-state              | $\bar{S}_1 = V_{IH}$ or $S_2 = V_{IL}$ or $\bar{OE} = V_{IH}$<br>V <sub>O</sub> =0~V <sub>CC</sub>  |                       |              | ±1                    | μA   |
| I <sub>CC1</sub> | Active supply current<br>(AC, MOS level) | $\bar{S}_1 \leq 0.2V, S_2 \geq V_{CC} - 0.2V$<br>other inputs ≤0.2V or ≥V <sub>CC</sub> -0.2V<br>Output-open(duty 100%)                                     | Min cycle             | 35<br>(40)** | 70<br>(80)**          | mA   |
|                  |  |   | 1MHz                  | 4            | 15                    |      |
| I <sub>CC2</sub> | Active supply current<br>(AC, TTL level) | $\bar{S}_1 = V_{IL}, S_2 = V_{IH}$<br>other inputs = V <sub>IH</sub> or V <sub>IL</sub><br>Output-open(duty 100%)   | Min cycle             | 38<br>(43)** | 70<br>(85)**          | mA   |
|                  |  |   | 1MHz                  | 5            | 15                    |      |
| I <sub>CC3</sub> | Stand-by current                         | 1) S <sub>2</sub> ≤ 0.2V, other inputs = 0~V <sub>CC</sub><br>2) $\bar{S}_1 \geq V_{CC} - 0.2V, S_2 \geq V_{CC} - 0.2V$<br>other inputs = 0~V <sub>CC</sub> | -L                    |              | 100                   | μA   |
|                  |  |   | -LL                   |              | 20                    |      |
| I <sub>CC4</sub> | Stand-by current                         | $\bar{S}_1 = V_{IH}$ or $S_2 = V_{IL}$ , other inputs = 0~V <sub>CC</sub>   |                       |              | 3                     | mA   |

\* -3.0V in case of AC ( Pulse width ≤ 30ns )

\*\* inside ( ) is a value of -55L, -55LL

**CAPACITANCE** (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V±10%, unless otherwise noted )

| Symbol         | Parameter          | Test conditions                                      | Limits |     |     | Unit |
|----------------|--------------------|--|--------|-----|-----|------|
|                |                    |  | Min    | Typ | Max |      |
| C <sub>I</sub> | Input capacitance  | V <sub>I</sub> =GND, V <sub>I</sub> =25mVrms, f=1MHz |        |     | 6   | pF   |
| C <sub>O</sub> | Output capacitance | V <sub>O</sub> =GND, V <sub>O</sub> =25mVrms, f=1MHz |        |     | 8   | pF   |

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C

**MITSUBISHI LSIs**  
**M5M51008BP,FP,VP,RV,KV,KR-55L, -70L, -10L,**  
**-55LL,-70LL,-10LL**

**1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM**

**AC ELECTRICAL CHARACTERISTICS** (Ta = 0~70°C, Vcc= 5V±10%, unless otherwise noted )

**(1) MEASUREMENT CONDITIONS**

Input pulse level ..... VIH = 2.4V, VIL = 0.6V(P,FP,VP,RV,KV,KR-70L,-10L,-70LL,-10LL)  
 VIH = 3.0V, VIL = 0.0V(P,FP,VP,RV,KV,KR-55L,-55LL)

Input rise and fall time .....5ns

Reference level ..... VOH=VOL=1.5V

Output loads ..... Fig.1, CL = 100pF (P,FP,VP,RV,KV,KR-10L,-10LL)

CL = 30pF (P,FP,VP,RV,KV,KR-55L,-70L,-55LL,-70LL)

CL = 5pF (for ten,tdis)

Transition is measured ±500mV from steady state voltage. (for ten,tdis)




Fig.1 Output load

**(2) READ CYCLE**

| Symbol   | Parameter                                       | Limits     |     |            |     |            |     | Unit |
|----------|---|------------|-----|------------|-----|------------|-----|------|
|          |   | -55L,-55LL |     | -70L,-70LL |     | -10L,-10LL |     |      |
|          |   | Min        | Max | Min        | Max | Min        | Max |      |
| tCR      | Read cycle time                                 | 55         |     | 70         |     | 100        |     | ns   |
| ta(A)    | Address access time                             |            | 55  |            | 70  |            | 100 | ns   |
| ta(S1)   | Chip select 1 access time                       |            | 55  |            | 70  |            | 100 | ns   |
| ta(S2)   | Chip select 2 access time                       |            | 55  |            | 70  |            | 100 | ns   |
| ta(OE)   | Output enable access time                       |            | 30  |            | 35  |            | 50  | ns   |
| tdis(S1) | Output disable time after $\overline{S}_1$ high |            | 20  |            | 25  |            | 35  | ns   |
| tdis(S2) | Output disable time after $\overline{S}_2$ low  |            | 20  |            | 25  |            | 35  | ns   |
| tdis(OE) | Output disable time after $\overline{OE}$ high  |            | 20  |            | 25  |            | 35  | ns   |
| ten(S1)  | Output enable time after $\overline{S}_1$ low   | 5          |     | 10         |     | 10         |     | ns   |
| ten(S2)  | Output enable time after $\overline{S}_2$ high  | 5          |     | 10         |     | 10         |     | ns   |
| ten(OE)  | Output enable time after $\overline{OE}$ low    | 5          |     | 5          |     | 5          |     | ns   |
| tv(A)    | Data valid time after address                   | 5          |     | 10         |     | 10         |     | ns   |


**(3) WRITE CYCLE**

| Symbol    | Parameter   | Limits     |     |            |     |            |     | Unit |
|-----------|---|------------|-----|------------|-----|------------|-----|------|
|           |   | -55L,-55LL |     | -70L,-70LL |     | -10L,-10LL |     |      |
|           |   | Min        | Max | Min        | Max | Min        | Max |      |
| tCW       | Write cycle time                                  | 55         |     | 70         |     | 100        |     | ns   |
| tw(W)     | Write pulse width                                 | 45         |     | 55         |     | 75         |     | ns   |
| tsu(A)    | Address setup time                                | 0          |     | 0          |     | 0          |     | ns   |
| tsu(A-WH) | Address setup time with respect to $\overline{W}$ | 50         |     | 65         |     | 85         |     | ns   |
| tsu(S1)   | Chip select 1 setup time                          | 50         |     | 65         |     | 85         |     | ns   |
| tsu(S2)   | Chip select 2 setup time                          | 50         |     | 65         |     | 85         |     | ns   |
| tsu(D)    | Data setup time                                   | 25         |     | 30         |     | 40         |     | ns   |
| th(D)     | Data hold time                                    | 0          |     | 0          |     | 0          |     | ns   |
| trec(W)   | Write recovery time                               | 0          |     | 0          |     | 0          |     | ns   |
| tdis(W)   | Output disable time from $\overline{W}$ low       |            | 20  |            | 25  |            | 35  | ns   |
| tdis(OE)  | Output disable time from $\overline{OE}$ high     |            | 20  |            | 25  |            | 35  | ns   |
| ten(W)    | Output enable time from $\overline{W}$ high       | 5          |     | 5          |     | 5          |     | ns   |
| ten(OE)   | Output enable time from $\overline{OE}$ low       | 5          |     | 5          |     | 5          |     | ns   |


MITSUBISHI LSIs  
**M5M51008BP,FP,VP,RV,KV,KR-55L, -70L, -10L,  
 -55LL,-70LL,-10LL**  
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

**(4) TIMING DIAGRAMS**

**Read cycle**




**Write cycle ( $\bar{W}$  control mode)**




MITSUBISHI LSIs  
**M5M51008BP,FP,VP,RV,KV,KR-55L, -70L, -10L,  
 -55LL,-70LL,-10LL**  
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

**Write cycle ( $\bar{S}_1$  control mode)**



**Write cycle ( $S_2$  control mode)**



Note 3: Hatching indicates the state is "don't care".

4: Writing is executed while  $S_2$  high overlaps  $\bar{S}_1$  and  $\bar{W}$  low.

5: When the falling edge of  $\bar{W}$  is simultaneously or prior to the falling edge of  $\bar{S}_1$  or rising edge of  $S_2$ , the outputs are maintained in the high impedance state.

6: Don't apply inverted phase signal externally when DQ pin is output mode.

MITSUBISHI LSIs  
**M5M51008BP,FP,VP,RV,KV,KR-55L, -70L, -10L,  
 -55LL,-70LL,-10LL**  
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

**POWER DOWN CHARACTERISTICS**

**(1) ELECTRICAL CHARACTERISTICS** ( $T_a = 0\sim 70^\circ\text{C}$ , unless otherwise noted)

| Symbol       | Parameter                     | Test conditions  | Limits |     |                       | Unit          |
|--------------|-------------------------------|--|--------|-----|-----------------------|---------------|
|              |                               |  | Min    | Typ | Max                   |               |
| $V_{CC(PD)}$ | Power down supply voltage     |  | 2      |     |                       | V             |
| $V_I(S_1)$   | Chip select input $\bar{S}_1$ | $2.2V \leq V_{CC(PD)}$<br>$2V \leq V_{CC(PD)} \leq 2.2V$   | 2.2    |     |                       | V             |
| $V_I(S_2)$   | Chip select input $S_2$       | $4.5V \leq V_{CC(PD)}$<br>$V_{CC(PD)} < 4.5V$  |        |     | 0.8<br>0.2            | V             |
| $I_{CC(PD)}$ | Power down supply current     | $V_{CC} = 3V$<br>1) $S_2 \leq 0.2V$ ,<br>other inputs = $0\sim V_{CC}$<br>2) $\bar{S}_1 \geq V_{CC} - 0.2V$ ,<br>$S_2 \geq V_{CC} - 0.2V$ ,<br>other inputs = $0\sim V_{CC}$ | -L     |     | 50                    | $\mu\text{A}$ |
|              |                               |  | -LL    |     | 0.3<br>10<br>(Note 7) |               |


Note7:  $I_{CC(PD)} = 1 \mu\text{A}$  in case of  $T_a = 25^\circ\text{C}$

**(2) TIMING REQUIREMENTS** ( $T_a = 0\sim 70^\circ\text{C}$ , unless otherwise noted)

| Symbol        | Parameter                | Test conditions | Limits |     |     | Unit |
|---------------|--------------------------|-----------------|--------|-----|-----|------|
|               |                          |                 | Min    | Typ | Max |      |
| $t_{su(PD)}$  | Power down setup time    |                 | 0      |     |     | ns   |
| $t_{rec(PD)}$ | Power down recovery time |                 | 5      |     |     | ms   |

**(3) POWER DOWN CHARACTERISTICS**

**$\bar{S}_1$  control mode**



**$S_2$  control mode**

