

IMS1820 CMOS High Performance 64K x 4 Static RAM

FEATURES

- · INMOS' Very High Speed CMOS
- · Advanced Process 1.2 Micron Design Rules
- 64K x 4 Bit Organization
- 25, 30, 35 and 45 ns Address Access Times
- 25, 30, 35 and 45 ns Chip Enable Access Times
- Fully TTL Compatible
 Common Data Input
- Common Data Input and Outputs
- · Three-state Outputs
- 24 Pin 300-mil DIP, SOJ and 28 Pin LCC
- Single +5V ± 10% Operation
- · Power Down Function


DESCRIPTION

The INMOS IMS1820 is a high performance 64Kx4 CMOS Static RAM. The IMS1820 allows speed enhancements to existing 64K x 4 applications with the additional benefit of reduced power consumption.

The IMS1820 features fully static operation requiring no external clocks or timing strobes, with equal access and cycle times. Additionally, the IMS1820 provides a Chip Enable function (/E) that can be used to place the device into a low power standby mode.

The IMS1820E is an extended temperature version pending military qualification of the IMS1820M.






LOGIC SYMBOL

BLOCK DIAGRAM



A ₀ · A ₁₅	ADDRESS INPUTS	Vcc	POWER (+5V)
w	WRITE ENABLE	Vss	GROUND
1:0-1:0	DATA IN/OUT		
Ē	CHIP ENABLE		



ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to Vss2.0 to 7.	۷0.
Voltage on I/O1.0 to (Vcc+0	5V)
Temperature Under Bias55° C to 125	S°C
Storage Temperature65° C to 150)°C
Power Dissipation	W
DC Output Current 251	nΑ
'Cne output at a time, one second duration)	

"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

	IX TING GOILDING					
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Vss	Supply Voltage	0	0	0	٧	
ViH	Input Logic "1" Voltage	2.0		Vcc + 0.5	V	All inputs
V _I L	Input Logic "0" Voltage	-0.5 *		0.8	V	All inputs
Ta	Ambient Operating Temperature	0		70	°C	400 linear ft/min air flow

^{*} VIL min = -3.0V for pulse width < 10ns, note b

DC ELECTRICAL CHARACTERISTICS (0°C \(\text{TA} \(\text{T0°C} \)) (Vcc = 5.0V \(\text{t0%} \))a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
loci	Average Vcc Power Supply Current		120	mA	tavav = tavav (min)
lcc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		30	mA	Ē1 ≥ Vi⊩ or E2≤ViL. All other inputs at Vin ⊴ Vi∟ or ⊇ Vi⊩
Icc3	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		10	mA	E1 ≥ (Vcc - 0.2V) or E2 ≤ 0 2V. All other inputs at Vin ≤ 0.2 or ≥ (Vcc - 0.2V
ICC4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)	!	15	mA	Ē1 \geq (Vcc - 0.2V) or E2 \leq 0.2V. Inputs cycling at ViN \leq 0.2 or \geq (Vcc - 0.2V)
lilk	Input Leakage Current (Any Input)	1	±1	μА	Vcc = max Vin = Vss to Vcc
lork	Off State Output Leakage Current		±10	μА	Vcc = max Vin = Vss to Vcc
,Уон	Output Logic "1" Voltage	2.4		٧	loн = -4mA
Vol	Output Logic "0" Voltage		0.4	٧	IoL = 8mA

Note a: loc is dependent on output loading and cycle rate, the specified values are obtained with the outputs unloaded.

AC TEST CONDITIONS


Input Pulse Levels	Vss to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Reference L	.evels 1.5V
Output Load	See Figure 1

CAPACITANCE^b (Ta=25°C, f=1.0 MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
Cin I	nput Capacitance	4	pF	$\Delta V = 0$ to $3V$
Cout (Output Capacitance	4	рF	ΔV = 0 to 3V

Note b This parameter is sampled and not 100% tested

FIGURE 1. OUTPUT LOAD 5



RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \ge 70°C) (Vcc = 5.0V \pm 10%) READ CYCLE⁹

	SYMBOL		PARAMETER	182	IS 20-	18	15 20- 0	182 182		18	MS 20- 15	1 – Z C	N O T E
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	s	S
1	1 ELQV	t ACS	Chip Enable Access Time		25		30		35		45	ns	
2	t AVAV	t RC	Read Cycle Time	25		30		35		45		ns	С
3	t AVQV	t AA	Address Access Time		25		30		35		45	пs	ď
4	t AXQX	t OH	O/P Hold After Addr's Ch'ge	3		3		3		3		ns	
5	t ELQX	t LZ	Chip Enable to O/P Active	3		3		3		3		ns	
6	t EHQZ	t HZ	Chip Disable to O/P Inactive	0	12	0	15	0	15	0	20	ns	f,j
7	t ELICCH	t PU	Chip Enable to Power Up	0		0		0		0		ns	j
8	t EHICCL	tPD	Chip Enable to Power Down		30		30		30		30	ns	j
		tΤ	Input Rise and Fall Times		50		50		50		50	ns	e.j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.


Note d: Device is continuously selected; E low.

Note e: Measured between V_{IL} max and V_{IH} min.


Note 1: Measured ± 200 mV from steady state output voltage. Load capacitance is 5pF. Note g: \tilde{E} and \overline{W} must transition between ViH to ViL or ViL to ViH in a monotoriic fashion.

Note j: Parameter guaranteed but not tested.

READ CYCLE 1c,d



READ CYCLE 2^c



RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \le 70°C) (Vcc = 5 0V \pm 10%) WRITE CYCLE 1: \widetilde{W} CONTROLLED^{9,h}

	SYM	BOL	PARAMETER	182	IMS 1820- 25		820- 18		IMS 1820- 30		/IS 20-	IMS 1820- 45		4 - Z C	N O T E
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	S	s		
9	tAVAV	t WC	Write Cycle Time	25		30		35		45		ns			
10	tWLWH	t WP	Write Pulse Width	20		25		30		40		ns			
11	tELWH	tcw	Chip Enable to End of Write	20		25		30		40		ns	İ		
12	tDVWH	t DW	Data Setup to End of Write	10		12		15		20		ns			
13	XCHW1	t DH	Data Hold after End of Write	0		0		0		0		ns			
14	tAVWH	t AW	Address Setup to End of Write	20	_	25		30		40		пѕ			
15	tAVWL	t AS	Address Setup to Start of Write	0		0		0		0		ns			
16	tWHAX	t WR	Address Hold after End of Write	2		2		0		0		ns			
17	tWLQZ	t WZ	Write Enable to Output Disable	0	10	0	10	0	15	0	20	ns	f.i		
18	tWHQX	tow	Output Active After End of Write	5		5		5		5		ns	i		

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between Vill to Vill or Vill to Vill in a monotonic fashion.

Note h: E, or W must be ≥ V_{IH} during address transitions.

Note i: If \overline{W} is low when E goes low, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 1



RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \le 70°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 2: \to CONTROLLED^{9, h}

	SYM	BOL	PARAMETER	18	IMS 1820- 25		1820- 183		1820-		1820- 1820		IMS 1820- 30		IS 20-	IMS 1820- 45		4 - Z C	N O T E
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIM	MAX	s	s						
19	tAVAV	t WC	Write Cycle Time	25		30		35		45		ns							
20	tWLEH	t wP	Write Pulse Width	20		25		30		40		ns							
21	tELEH	tcw	Chip Enable to End of Write	20		25		30		40_		ns							
22	tDVEH	tow	Data Setup to End of Write	10		12		15		20		ns							
23	tEHDX	t DH	Data Hold after End of Write	0		0		0		0		ns							
24	tAVEH	t AW	Address Setup to End of Write	20		25		30		40		ns							
25	tEHAX	t WR	Address Hold after End of Write	2		2		0		0		ns							
26	tAVEL	t AS	Address Setup to Start of Write	0		0		0		0	Ü	ns							
27	tWLQZ	t WZ	Write Enable to Output Disable	0	10	0	10	0	15	0	20	ns	f,i						

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: Ē or W̄ must be 2 ViH during address transitions.

Note i: If \overline{W} is low when \overline{E} goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 2



DEVICE OPERATION

The IMS1820 has two control inputs, Chip Enable (/E) and Write Enable (/W), 16 address inputs (A0 -A15), and four data I/O lines.

The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 16 address inputs are decoded to select one 4 bit word out of 64K words. Read and Write operations on the memory cell are controlled by the /W input. With /E high, the device is deselected, the output is disabled and the power consumption is reduced to less than one-third of the active mode power with TTL levels and even lower with CMOS levels

READ CYCLE

A read cycle is defined as $/W \ge V \bowtie min \ with /E \le V \bowtie max$. Read access time is measured from either /E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by /E going low. As long as address is stable when /E goes low. valid data is at the output at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

The write cycle of the IMS1820 is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W talling last, the output buffer will be turned on teLox after the falling edge of /E (just as in a read cycle). The output buffer is then turned off within tw.oz of the falling edge of /W. During this interval it is possible to have bus contention between devices with D and Q connected together in a common I/O configuration. Therefore input data should not be active until tw.oz to aviod bus contention.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will

be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the output remains in the high impedance state.

APPLICATION

It is imperative when designing with any very high speed memory, such as the IMS1820, that the fundemental rules in regard to memory board layout be followed to ensure proper system operation

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1820. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components. so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory hoard and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.



ORDERING INFORMATION


DEVICE	SPEED	PACKAGE	PART NUMBER
IMS1820	25ns 25ns 25ns 25ns 25ns 30ns 30ns 30ns 30ns 35ns 35ns 35ns 45ns 45ns 45ns 45ns	Plastic DIP Ceramic DIP SOJ Ceramic LCC Ceramic LCC Plastic DIP SOJ Ceramic LCC Ceramic LCC Plastic DIP Ceramic DIP SOJ Ceramic DIP Ceramic DIP SOJ Ceramic LCC Ceramic DIP Ceramic DIP SOJ Ceramic LCC Ceramic LCC Ceramic LCC	IMS1820P-25 IMS1820S-25 IMS1820W-25 IMS1820W-25 IMS1820N-25 IMS1820P-30 IMS1820E-30 IMS1820E-30 IMS1820W-30 IMS1820W-30 IMS1820W-35 IMS1820E-35 IMS1820E-35 IMS1820W-35 IMS1820W-35 IMS1820W-35 IMS1820W-45 IMS1820B-45 IMS1820B-45 IMS1820W-45 IMS1820W-45 IMS1820W-45 IMS1820W-45 IMS1820W-45

Type	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
Р	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
T	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Υ	(Skinny) Flat-pack	gold





PACKAGING INFORMATION

24 Pin Plastic J Leaded Small Outline




Dim	Inc	hes	mı	m	Notes
DIM	Min	Max	Min	Max	Notes
Α	.120	.140	3.048	3.556	
B1	.014	.019	.356	.483	
С	.010		.254		
D	.602	.612	15.291	15.545	
Ę	.335	.347	8.509	8.814	
E1	.292	.299	7.417	7.595	
e1	.050	.050	1.270	1.270	
eΑ	.262	.272	6.655	6.909	
L	.028	.036	.711	.914	







24 Pin Plastic Dual-In-Line



Dim	Inc	hes	mm		
	Nom	Tol	Nom	Tol	
Α	.165		4.551		
Α1	.045	.025	1.143	.635	
В	.018	.006	0.457	.152	
B1	.060	.003	1.524	.127	
D	1.160	.002	29.46	05	
Ε	.300	.003	7.620	.076	
e1	.100	.010	2.54	254	
еΑ	.325	.010	8.255	.254	







8/9


eomail.

24 Pin Ceramic Dual-In-Line



Dim	Inc	hes	mm	
	Nom	Tol	Nom	Tol
Α	.096	.012	2.438	.305
A1	.035	.015	.889	.381
В	.018	.002	.457	.051
B1	.060	Тур	1.524	Max
D	1.20	.012	30.48	.305
Ε	.315	.010	8.001	.254
E1	.295	.015	7.493	.381
e 1	.100	.010	2.54	.254
L	.145	.020	3.683	.508





28 Pin Leadless Chip Carrier

Dim	Inches		mm		Notes
	Nom	Tol	Nom Tol		HOIES
A	.071	.007	1.803	.178	
B1	.025	.003	.635	.076	
D	.550	.010	13.970	.254	
E	.350	.010	8.890	.254	
e1	.050	.002	1.270	.051	

