


## 3.3V 256K×16/18 SRAM with NTD<sup>TM</sup>

#### **Features**


- Organization: 262,144 words  $\times$  16 or 18 bits
- NTD<sup>™</sup>1 architecture for efficient bus operation
- Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.5/4.0/5.0 ns
- Fast  $\overline{OE}$  access time: 3.5/4.0/5.0 ns
- Fully synchronous operation
- Flow-through or pipelined mode
- Asynchronous output enable control
- 1 NTD is a trademark of Alliance Semiconductor Corporation.

### Logic block diagram



- Economical 100-pin TQFP package
- Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 3.3V core power supply
- 2.5V or 3.3V I/O operation with separate V<sub>DDO</sub>
- 30 mW typical standby power
- Self-timed write cycles
- Interleaved or linear burst modes
- Snooze mode for standby operation

## Pin arrangement for TQFP (top view)



Note: Pins 24, 74 are NC for  $\times 16$ 

#### **Selection Guide**

	-166	-133	-100	Units
Minimum cycle time	6	7.5	10	ns
Maximum pipelined clock frequency	166	133	100	MHz
Maximum pipelined clock access time	3.5	4	5	ns
Maximum operating current	475	425	325	mA
Maximum standby current	130	100	90	mA
Maximum CMOS standby current (DC)	30	30	30	mA



## **Functional description**

The AS7C33256NTD16A/18A family is a high performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM) organized as  $262,144 \text{ words} \times 16 \text{ or } 18 \text{ bits}$  and incorporates a LATE LATE Write.

This variation of the 4Mb sychronous SRAM uses the No Turnaround Delay (NTD) architecture, featuring an enhanced Write operation that improves bandwidth over pipelined burst devices. In a normal pipelined burst device, the write data, command, and address are all applied to the device on the same clock edge. If a Read command follows this Write command, the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce overall bandwidth for applications requiring random access or Read-Modify-Write operations.

NTD devices use the memory bus more efficiently by introducing a write latency that matches the two-cycle pipelined or one-cycle flow-through read latency. Write data is applied two cycles after the Write command and address, allowing the Read pipeline to clear. With NTD, Write and Read operations can be used in any order without producing dead bus cycles.

Assert  $R/\overline{W}$  low to perform Write cycles. Byte Write enable controls write access to specific bytes, or it can be tied low for full 16/18 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable  $\overline{OE}$  does not need to be toggled for write operations. It can be tied low for normal operations. Outputs go to a high impedance state when the device is deselected by any of the three chip enable inputs. In pipelined mode, a two-cycle deselect latency allows pending read or write operations to be completed.

Use the ADV (burst advance) input to perform burst read, write, and deselect operations. When ADV is high, external addresses, chip select, and R/W pins are ignored, and internal address counters increment in the count sequence specified by the  $\overline{LBO}$  control. Any device operations, including burst, can be stalled using the clock enable input  $\overline{CEN}=1$ .

The AS7C33256NTD18A and AS7C33256NTD16A operate with a 3.3V  $\pm$  5% power supply for the device core (V<sub>DD</sub>). DQ circuits use a separate power supply (V<sub>DDQ</sub>) that operates across 3.3V or 2.5V ranges. These devices are available in a 100-pin 14×20 mm TQFP package.

#### **Capacitance**

Parameter	Symbol	Signals	<b>Test conditions</b>	Max	Unit
Input capacitance	$C_{IN}$	Address and control pins	$V_{in} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O pins	$V_{in} = V_{out} = 0V$	7	pF

#### **Burst order**

	Interleaved burst order LBO = 1				Linear burst order LBO = 0				
Starting address	00	01	10	11	Starting address	00	01	10	11
First increment	01	00	11	10	First increment	01	00	11	10
Second increment	10	11	00	01	Second increment	10	11	00	01
Third increment	11	10	01	10	Third increment	11	10	01	10



# **Signal descriptions**

Signal	<b>I/O</b>	<b>Properties</b>	Description
CLK	I	CLOCK	Clock. All inputs except OE, FT, LBO, and ZZ are synchronous to this clock.
CEN	I	SYNC	Clock enable. When de-asserted high, the clock input signal is masked.
A, A0, A1	I	SYNC	Address. Sampled when all chip enables are active and ADV/LD is asserted.
DQ[a,b]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
CEO, CE1, CE2	I	SYNC	Synchronous chip enables. Sampled at the rising edge of CLK, when ADV/ $\overline{\text{LD}}$ is asserted. Are ignored when ADV/ $\overline{\text{LD}}$ is high.
ADV/LD	I	SYNC	Advance or Load. When sampled high, the internal burst address counter will increment in the order defined by the $\overline{\text{LBO}}$ input value. (refer to table on page 2) When low, a new address is loaded.
R/W	I	SYNC	A high during LOAD initiates a READ operation. A low during LOAD initiates a WRITE operation. Is ignored when ADV/ $\overline{\text{LD}}$ is high.
BW[a,b]	I	SYNC	Byte write enables. Used to control write on individual bytes. Sampled along with WRITE command and BURST WRITE.
ŌĒ	I	ASYNC	Asynchronous output enable. I/O pins are not driven when $\overline{\text{OE}}$ is inactive.
LBO	I	STATIC	Count mode. When driven high, count sequence follows Intel XOR convention. When driven low, count sequence follows linear convention. This input should be static when the device is in operation.
FT	I	STATIC	Flow-through mode. When low, enables single register flow-through mode. Connect to $V_{\mbox{\scriptsize DD}}$ if unused or for pipelined operation.
ZZ	I	ASYNC	Snooze. Places device in low power mode. Data is retained. Connect to GND if unused.
NC	-	-	No connects. Note that pin 83 and 84 will be used for future address expansion to 8Mb and 16Mb density.

## **Absolute maximum ratings**

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.5	+4.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.5	$V_{DD} + 0.5$	V
Input voltage relative to GND (I/O pins)	$V_{\mathrm{IN}}$	-0.5	$V_{\rm DDQ} + 0.5$	V
Power dissipation	$P_{\mathrm{D}}$		1.8	W
DC output current	$I_{OUT}$	_	50	mA
Storage temperature (plastic)	$T_{stg}$	-65	+150	°C
Temperature under bias (Junction)	T <sub>bias</sub>	-65	+135	°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.




# **Synchronous truth table**

CEO	CE1	CE2	ADV/LD	R/W	BW[a,b]	<b>OE</b>	CEN	Address source	CLK	Operation
Н	X	X	L	X	X	X	L	NA	L to H	Deselect, high-Z
X	L	X	L	X	X	X	L	NA	L to H	Deselect, high-Z
X	X	Н	L	X	X	X	L	NA	L to H	Deselect, high-Z
L	Н	L	L	Н	X	X	L	External	L to H	Begin read
L	Н	L	L	L	L	X	L	External	L to H	Begin write
X	X	X	Н	X	X <sup>1</sup>	X	L	Burst counter	L to H	Burst <sup>2</sup>
X	X	X	X	X	X	X	Н	Stall	L to H	Inhibit the CLK

Key: X = don't care. L = low. H = high.

## **State Diagram for NTD SRAM**



## **TQFP** thermal resistance

Description	Conditions		Symbol	Typical	Units
Thermal resistance	Test conditions follow standard test methods	1-layer	$\theta_{\mathrm{JA}}$	40	°C/W
TOURCHOIL IO ATHORETIC	and procedures for measuring thermal	4-layer	$\theta_{JA}$	22	°C/W
- I - I	impedance, per EIA/JESD51.		$\theta_{ m JC}$	8	°C/W

<sup>1</sup> This parameter is sampled.

<sup>1.</sup> Should be low for Burst write, unless a specific byte needs to be inhibited

<sup>2.</sup> Refer to state diagram below.



## **Recommended operating conditions**

Para	meter	Symbol	Min	Nominal	Max	Unit	
Supply voltage		$V_{\mathrm{DD}}$	3.135	3.3	3.465	V	
Supply voltage		GND	0.0	0.0	0.0	V	
3.3V I/O supply		$V_{\mathrm{DDQ}}$	3.135	3.3	3.465	V	
voltage		$\mathrm{GND}_{\mathrm{Q}}$	0.0	0.0	0.0	]	
2.5V I/O supply		$V_{\mathrm{DDQ}}$	2.35	2.5	2.65	V	
voltage		$\mathrm{GND}_{\mathrm{Q}}$	0.0	0.0	0.0	"	
	Address and	V <sub>IH</sub>	2.0	-	$V_{DD} + 0.3$	V	
Input voltages <sup>1</sup>	control pins	$V_{\rm IL}$	$-0.5^{2}$	-	0.8	V	
input voitages	I/O pins	$V_{IH}$	2.0	-	$V_{\rm DDQ} + 0.3$	V	
	1/ O pins	$V_{ m IL}$	$-0.5^2$	-	0.8		
Ambient operating temp	$T_{A}$	0		70	°C		

<sup>1</sup> Input voltage ranges apply to 3.3V I/O operation. For 2.5V operation, contact factory for input specifications. 2  $V_{IL}$  min = -2.0V for pulse width less than 0.2 x  $t_{RC}$ .

## DC electrical characteristics for 3.3V I/O operation

			16	166		33	100		
Parameter	Symbol	<b>Test conditions</b>	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I <sub>LI</sub>   <sup>1</sup>	$V_{DD} = Max$ , $V_{in} = GND$ to $V_{DD}$	_	2	_	2	-	2	μΑ
Output leakage current	I <sub>LO</sub>	$\overline{OE} \ge V_{IH}, V_{DD} = Max,$ $V_{out} = GND \text{ to } V_{DD}$	-	2	-	2	-	2	μА
Operating power supply current	I <sub>CC</sub> <sup>2</sup>	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \text{CE} = \text{V}_{\text{IH}}, \ \overline{\text{CE}} = \text{V}_{\text{IL}},$ $f = f_{\text{max}}, I_{\text{out}} = 0 \text{ mA}$	-	450	_	425	-	325	mA
	I <sub>SB</sub>	Deselected, $f = f_{\text{max}}$	-	110	-	100	-	90	mA
Standby power supply	I <sub>SB1</sub>	$\begin{aligned} & \text{Deselected, } f = 0, \\ & \text{all } V_{IN} \leq 0.2V \text{ or } \geq V_{DD} \text{ - } 0.2V \end{aligned}$	-	30	-	30	-	30	mA
current	I <sub>SB2</sub>	Deselected, $f=f_{Max}$ , $ZZ \ge V_{DD}$ - 0.2V All $V_{IN} \le V_{II}$ , or $\ge V_{IH}$	-	30	-	30	_	30	mA
Output voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.6V$	-	0.4	-	0.4	-	0.4	V
Output voitage	V <sub>OH</sub>	$I_{OH} = -4$ mA, $V_{DDQ} = 3.0V$	2.4	_	2.4	-	2.4	-	V

<sup>1</sup>  $\overline{LBO}$  pin has an internal pull-up, and input leakage =  $\pm 10~\mu A.$ 

## DC electrical characteristics for 2.5V I/O operation

			166		13	3	10		
Parameter	Symbol	<b>Test conditions</b>	Min	Max	Min	Max	Min	Max	Unit
Output leakage current	I <sub>LO</sub>	$\begin{aligned} \overline{OE} &\geq V_{IH,} \ V_{DD} = Max, \\ V_{out} &= GND \ to \ V_{DD} \end{aligned}$	-1	1	-1	1	-1	1	μΑ
Output voltage	V <sub>OL</sub>	$I_{OL} = 2$ mA, $V_{DDQ} = 2.65V$	-	0.7	-	0.7	-	0.7	V
Output voltage	V <sub>OH</sub>	$I_{OH} = -2 \text{ mA}, V_{DDQ} = 2.35V$	1.7	-	1.7	-	1.7	-	·

<sup>2</sup>  $I_{CC}$  given with no output loading.  $I_{CC}$  increases with faster cycle times and greater output loading



# Timing characteristics over operating range

		10	66	13	33	10	00		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency	F <sub>MAX</sub>	-	166	-	133	-	100	MHz	
Cycle time (pipelined mode)	t <sub>CYC</sub>	6	-	7.5	-	10	-	ns	
Cycle time (flow-through mode)	t <sub>CYCF</sub>	10	-	12	-	12	-	ns	
Clock access time (pipelined mode)	t <sub>CD</sub>	-	3.5	-	4.0	-	5.0	ns	
Clock access time (flow-through mode)	t <sub>CDF</sub>	-	9	-	10	-	12	ns	
Output enable low to data valid	t <sub>OE</sub>	-	3.5	-	4.0	-	5.0	ns	
Clock high to output low Z	t <sub>LZC</sub>	0	-	0	-	0	-	ns	2,3,4
Data output invalid from clock high	t <sub>OH</sub>	1.5	-	1.5	-	1.5	-	ns	4
Output enable low to output low Z	t <sub>LZOE</sub>	0	-	0	-	0	-	ns	2,3,4
Output enable high to output high Z	t <sub>HZOE</sub>	-	3.5	-	4.0	-	4.5	ns	2,3,4
Clock high to output high Z	t <sub>HZC</sub>	-	3.5	-	4.0	-	4.5	ns	2,3,4
Clock high to output high Z	t <sub>HZCN</sub>	-	1.5	-	2.0	-	2.5	ns	5
Clock high pulse width	t <sub>CH</sub>	2.4	-	2.5	-	3.0	-	ns	6,7
Clock low pulse width	t <sub>CL</sub>	2.2	-	2.5	-	3.0	-	ns	6
Address setup to clock high	t <sub>AS</sub>	1.5	-	1.5	-	1.5	-	ns	7
Data setup to clock high	t <sub>DS</sub>	1.5	-	1.5	-	1.5	-	ns	7
Write setup to clock high	t <sub>WS</sub>	1.5	-	1.5	-	1.5	-	ns	7
Chip select setup to clock high	t <sub>CSS</sub>	1.5	-	1.5	-	1.5	-	ns	7
Clock enable setup to clock high	t <sub>CENS</sub>	1.5	-	1.5	-	1.5	-	ns	7
ADV setup to clock high	t <sub>ADVS</sub>	1.5	-	1.5	-	1.5	-	ns	7
Address hold from clock high	t <sub>AH</sub>	0.5	-	0.5	-	0.5	-	ns	7
Data hold from clock high	t <sub>DH</sub>	0.5	-	0.5	-	0.5	-	ns	7
Write hold from clock high	t <sub>WH</sub>	0.5	-	0.5	-	0.5	-	ns	7
Chip select hold from clock high	t <sub>CSH</sub>	0.5	-	0.5	-	0.5	-	ns	7
Clock enable hold from clock high	t <sub>CENH</sub>	0.5	-	0.5	-	0.5	-	ns	7
ADV hold from clock high	t <sub>ADVH</sub>	0.5	-	0.5	-	0.5	-	ns	7


1 See "Notes" on page 9



## **Key to waveform**

Undefined output/don't care

### Timing waveform of read/write cycle




Note:  $\acute{Y}=XOR$  when  $\overrightarrow{LBO}=high/no$  connect.  $\acute{Y}=ADD$  when  $\overrightarrow{LBO}=low$ .  $\overrightarrow{BW[a:b]}$  is don't care.

P. 8 of 10



## NOP, stall and deselect cycles



Note:  $\overline{OE}$  is low.



#### **AC test conditions**

- Output Load: For t<sub>LZC</sub>, t<sub>LZOE</sub>, t<sub>HZOE</sub>, t<sub>HZC</sub>, see Figure C. For all others, see Figure B.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform





Figure B: Output load (A)



Thevenin equivalent:


Figure C: Output load (B)

#### Notes:

- 1 For test conditions, see AC Test Conditions, Figures A, B, and C.
- 2 This parameter measured with output load condition in Figure C
- 3 This parameter is sampled and not 100% tested.
- $4-t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.
- $t_{HZCN}$  is a no-load parameter to indicate exactly when SRAM outputs have stopped driving
- 6 t<sub>CH</sub> measured as high above VIH, and t<sub>CL</sub> measured as low below VIL
- 7 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.

### Package dimensions: 100-pin quad flat pack (TQFP)

	TQ	FP				
	Min	Max				
<b>A1</b>	0.05	0.15				
<b>A2</b>	1.35	1.45				
b	0.22	0.38				
C	0.09	0.20				
D	13.90	14.10				
E	19.90	20.10				
e	0.65 n	ominal				
Hd	15.90	16.10				
He	21.90	22.10				
L	0.45	0.75				
L1	1.00 nominal					
a	0°	7°				
Dim	ensions in r	nillimeters				





## **Ordering information**

Package	Width	166 MHz	133 MHz	100 MHz		
TQFP	×16	AS7C33256NTD16A-166TQC	AS7C33256NTD16A-133TQC	AS7C33256NTD16A-100TQC		
TQFP	×16	AS7C33256NTD16A-166TQI	AS7C33256NTD16A-133TQI	AS7C33256NTD16A-100TQI		
TQFP	×18	AS7C33256NTD18A-166TQC	AS7C33256NTD18A-133TQC	AS7C33256NTD18A-100TQC		
TQFP	×18	AS7C33256NTD18A-166TQI	AS7C33256NTD18A-133TQI	AS7C33256NTD18A-100TQI		

### Part numbering guide

AS7C	33	256	NTD	16/18	A	-XXX	TQ	C/I
1	2	3	4	5	6	7	8	9

1. Alliance Semiconductor SRAM prefix

2.Operating voltage: 33 = 3.3V
3.Organization: 256 = 256K
4.NTD = No Turnaround Delay
5.Organization: 16 = x16, 18 = x18

6. Production version: A = first production version

7.Clock speed (MHz)

8. Package type: TQ = TQFP

9. Operating temperature:  $C = commercial (0^{\circ} C to 70^{\circ} C)$ .  $I = industrial (-40^{\circ} C to 85^{\circ} C)$