

KK74ACT192


Presettable BCD/Decade UP/DOWN Counter

High-Speed Silicon-Gate CMOS

The KK74ACT192 is identical in pinout to the LS/ALS192, HC/HCT192. The KK74ACT192 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input.Both a Terminal Count Down (TC_D) and Terminal Count Up (TC_U) Outputs are provided to enable cascading of both up and down counting functions. The TC_D output produces a negative going pulse when the counter underflows and $\overline{TC_{II}}$ outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TC_U and TC_D outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.


- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA



PIN ASSIGNMENT

P ₁ [1 ●	16	v_{CC}
Q_1 [2	15	P_0
Q_0 [3	14	MR
CP _D [4	13	$\overline{\text{TC}}_D$
CP _U [5	12	$\overline{\text{TC}}_U$
Q_2 [6	11	\overline{PL}
Q_3 [7	10	P_2
GND[8	9	P_3

LOGIC DIAGRAM



PIN $16 = V_{CC}$ PIN 8 = GND



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
I_{IN}	DC Input Current, per Pin	±20	mA
I_{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I_{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P_{D}	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_{ m L}$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)		V_{CC}	V
T_{J}	Junction Temperature (PDIP)		140	°C
T_{A}	Operating Temperature, All Package Types		+85	°C
I_{OH}	Output Current - High		-24	mA
I_{OL}	Output Current - Low		24	mA
t_r, t_f	Input Rise and Fall Time * $V_{CC} = 4.5 \text{ V}$ (except Schmitt Inputs) $V_{CC} = 5.5 \text{ V}$	0	10 8.0	ns/V

 $^{^*}V_{IN}$ from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

⁺Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C



DC ELECTRICAL	CHARACTERISTICS	(Voltages Referenced to GND
DU ELEUTRIUAL	CHARACIERISIICS	(Voltages Referenced to GNL

			V _{CC}	Guarante	eed Limits	
Symbol	Parameter	Test Conditions	V	25 °C	-40°C to 85°C	Unit
V_{IH}	Minimum High- Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
$V_{\rm IL}$	Maximum Low - Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V_{OH}	Minimum High- Level Output Voltage	$I_{OUT} \le -50 \ \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	V
		$^*V_{IN}$ = V_{IH} or V_{IL} I_{OH} =-24 mA I_{OH} =-24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
V_{OL}	Maximum Low- Level Output Voltage	$I_{OUT} \le 50 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	V
		$^*V_{IN}=V_{IH}$ $I_{OL}=24 \text{ mA}$ $I_{OL}=24 \text{ mA}$	4.5 5.5	0.36 0.36	0.44 0.44	
I_{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μΑ
I_{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA
I_{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	8.0	80	μА

^{*} All outputs loaded; thresholds on input associated with output under test.

FUNCTION TABLE

	Iı	Mode		
MR	PL	CP_U	CP_D	
Н	X	X	X	Reset(Asyn.)
L	L	X	X	Preset(Asyn.)
L	Н	/	Н	No Count
L	Н	\	Н	Count Up
L	Н	Н		Count Down
L	Н	Н	/	No Count

X = don't care

The KK74ACT192 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will follow the sequence 10, 11, 6: 12, 13, 4: 14, 15, 2 if counting Up, and follow the sequence 15, 14, 13, 12, 11, 10, 9 if counting Down.

Logic equations
For Terminal Count:

$$\overline{TC_U} = Q_0 \bullet Q_3 \bullet CP_U$$

$$\overline{TC_D} = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet CP_D$$

⁺Maximum test duration 2.0 ms, one output loaded at a time.



$\textbf{AC ELECTRICAL CHARACTERISTICS} \; (V_{CC} = 5.0 \; V \pm 10\%, \, C_L = 50 pF, Input \; t_r = t_f = 3.0 \; ns)$

		(Guaranteed Limits		ts	
Symbol	Parameter	25 °C			°C to	Unit
		Min	Max	Min	Max	
f_{max}	Maximum Clock Frequency (Figure 1)	100		80		MHz
t _{PLH}	Propagation Delay, CP _U or CP _D to TC _U or TC _D (Figure 2)		15		16.5	ns
t _{PHL}	Propagation Delay, CP _U or CP _D to TC _U or TC _D (Figure 2)		14		15.5	ns
t _{PLH}	Propagation Delay, CP _U or CP _D to Q _n (Figure 1)		12		13.5	ns
t _{PHL}	Propagation Delay, CP _U or CP _D to Q _n (Figure 1)		12		13.5	ns
t _{PLH}	Propagation Delay, P _n to Q _n (Figure 3)		12		13.5	ns
t _{PHL}	Propagation Delay, P _n to Q _n (Figure 3)		12		13.5	ns
t _{PLH}	Propagation Delay, PL to Q _n (Figure 4)		12		13.5	ns
t _{PHL}	Propagation Delay, PL to Q _n (Figure 4)		15		16.5	ns
t _{PHL}	Propagation Delay, MR to Q _n (Figure 5)		15		16.5	ns
t _{PLH}	Propagation Delay, MR to $\overline{TC_U}$ (Figure 6)		14		15.5	ns
t _{PHL}	Propagation Delay, MR to $\overline{TC_D}$ (Figure 6)		14		15.5	ns
t _{PLH}	Propagation Delay, PL to TC _U or TC _D (Figure 6)		15		16.5	ns
t _{PHL}	Propagation Delay, PL to TC _U or TC _D (Figure 6)		11		12.5	ns
t _{PLH}	Propagation Delay, P _n to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns
t _{PHL}	Propagation Delay, P_n to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns
C _{IN}	Maximum Input Capacitance	4.	.5	4	5	pF

		Typical @25°C,V _{CC} =5.0 V	1
C_{PD}	Power Dissipation Capacitance	45	pF



TIMING REQUIREMENTS	$C_1 = 50 pF$. In	nput $t_r=t_f=3.0$ ns.	$V_{CC}=5.0 \text{ V} \pm 10\%$
---------------------	--------------------	------------------------	---------------------------------

		Guarantee	ed Limits	
Symbol	Parameter	25 °C	-40°C to 85°C	Unit
t_{su}	Minimum Setup Time, P_n to \overline{PL} (Figure 7)	8	9	ns
$t_{\rm h}$	Minimum Hold Time, PL to P _n (Figure 7)	-1.0	-1.0	ns
$t_{\rm w}$	Minimum Pulse Width, PL (Figure 4)	14	15	ns
$t_{\rm w}$	Minimum Pulse Width, CP _U or CP _D (Figure 1)	10	11	ns
$t_{\rm w}$	Minimum Pulse Width, MR (Figure 5)	12	14	ns
t_{rec}	Minimum Recovery Time, PL to CP _U or CP _D (Figure 5)	8	9	ns
t_{rec}	Minimum Recovery Time, MR to CP _U or CP _D (Figure 5)	14	16	ns




Figure 1. Switching Waveforms

Figure 2. Switching Waveforms





Figure 3. Switching Waveforms

Figure 4. Switching Waveforms








Figure 5. Switching Waveforms

Figure 6. Switching Waveforms






Figure 7. Switching Waveforms

TIMING DIAGRAM







EXPANDED LOGIC DIAGRAM





N SUFFIX PLASTIC DIP (MS - 001BB)






NOTES:

Dimensions "A", "B" do not include mold flash or protrusions.
 Maximum mold flash or protrusions 0.25 mm (0.010) per side.

16

	1		
	Dimension, mm		
Symbol	MIN MAX		
A	18.67	19.69	
В	6.1	7.11	
C		5.33	
D	0.36	0.56	
F	1.14	1.78	
G	2	54	
Н	7.	62	
J	0°	10°	
K	2.92	3.81	
L	7.62 8.26		
M	0.2 0.36		
N	0.38		

D SUFFIX SOIC (MS - 012AC)



NOTES:

- 1. Dimensions A and B do not include mold flash or protrusion.
- 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B 0.25 mm (0.010) per side.



	Dimens	ion, mm	
Symbol	MIN MAX		
A	9.8	10	
В	3.8	4	
C	1.35 1.75		
D	0.33 0.51		
F	0.4	1.27	
G	1.	27	
Н	5.	72	
J	0°	8°	
K	0.1	0.25	
M	0.19 0.25		
P	5.8 6.2		
R	0.25	0.5	