## FEATURES

## Ultralow power operation

### 3.3 V operation

$16 \mu \mathrm{~A}$ per channel maximum quiescent current, refresh enabled
$0.3 \mu \mathrm{~A}$ per channel typical quiescent current, refresh disabled
$148 \mu \mathrm{~A} / \mathrm{Mbps}$ per channel typical dynamic current

### 2.5 V operation

$8 \mu \mathrm{~A}$ per channel maximum quiescent current, refresh enabled
$0.1 \mu \mathrm{~A}$ per channel typical quiescent current, refresh disabled
$116 \mu \mathrm{~A} / \mathrm{Mbps}$ per channel typical dynamic current
Small, 20-lead SSOP package
Bidirectional communication
Up to 2 Mbps data rate (NRZ)
High temperature operation: $125^{\circ} \mathrm{C}$
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{k V} / \mu \mathrm{s}$
Safety and Regulatory Approvals
UL 1577 component recognition program (pending)
3750 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice 5A (pending)
VDE certificate of conformity (pending)
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
$V_{\text {IORM }}=849$ V peak

## APPLICATIONS

General-purpose, low power, multichannel isolation 1 MHz low power SPI
4 mA to 20 mA loop process control

## GENERAL DESCRIPTION

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 ${ }^{1}$ are micropower, dual-channel digital isolators based on the Analog Devices, Inc., iCoupler ${ }^{\oplus}$ technology. Combining high speed CMOS and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices, yet consume extremely low power.
Packaged in a 20 -lead SSOP, this series of dual, 3.75 kV rms digital isolation devices operate with supplies as low as 2.25 V and typically consume a minimal current of less than $6 \mu \mathrm{~A}$ per channel at data rates below 20 kbps , a fraction of the power of comparable isolators at comparable data rates (up to 2 Mbps ). In addition, all models provide low pulse width distortion ( $<8 \mathrm{~ns}$ )


Figure 1.
and an input glitch filter for extraneous noise disturbance protection. All models operate with an independent supply voltage on either side (between 2.25 V and 3.6 V ), providing compatibility with lower voltage systems and enabling voltage level translation functionality across the isolation barrier. In the absence of input power, the products default to a predetermined output logic state: the ADuM1240 and ADuM1241 default to high output, and the ADuM1245 and ADuM1246 default to low output.

## PRODUCT HIGHLIGHTS

1. Microwatt Power. These 3.75 kV digital isolators consume less than $15 \mu \mathrm{~W}$ per channel quiescent and $950 \mu \mathrm{~W}$ per channel at 2 Mbps .
2. Low Supply Operation. Supports power supply voltages down to 2.25 V .
3. iCoupler Technology. Patented Analog Devices technology combining high speed CMOS and monolithic air core transformer technologies.


Figure 2. Typical Total Supply Current $\left(I_{D D 1}+I_{D D 2}\right)$ per Channel $\left(V_{D D x}=3.3 \mathrm{~V}\right)$

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description .....  1
Functional Block Diagram ..... 1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-3.3 V Operation ..... 3
Electrical Characteristics-2.5 V Operation .....  4
Electrical Characteristics $-\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$ Operation. ..... 6
Electrical Characteristics $-\mathrm{V}_{\mathrm{DD} 1}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ Operation .....  6
Package Characteristics ..... 7
Regulatory Information ..... 7
Insulation and Safety Related Specifications ..... 7
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
Insulation Characteristics ..... 8
Recommended Operating Conditions .....  8
Absolute Maximum Ratings .....  9
Continuous Working Voltage .....  9
ESD Caution .....  9
Pin Configurations and Function Descriptions ..... 10
Truth Tables. ..... 12
Typical Performance Characteristics ..... 13
Applications Information ..... 16
PCB Layout ..... 16
Propagation Delay Related Parameters ..... 16
DC Correctness and Low Power Operation ..... 16
Magnetic Field Immunity ..... 17
Power Consumption ..... 18
Insulation Lifetime ..... 18
Packaging and Ordering Information ..... 19
Outline Dimensions ..... 19
Ordering Guide ..... 19

## REVISION HISTORY

12/13-Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS-3.3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and CMOS signal levels, unless otherwise noted.
Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS | $\mathrm{t}_{\text {PHLL }} \mathrm{tPLH}$ |  80 <br>   <br> 500  <br> 000  |  |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within pulse-width distortion (PWD) limit |
| Propagation Delay |  |  |  | 180 | ns | 50\% input to $50 \%$ output |
| Change vs. Temperature |  |  |  |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Minimum Pulse Width | PW |  |  |  | ns | Within PWD limit |
| Pulse-Width Distortion | PWD |  |  | 8 | ns | \|t $\mathrm{t}_{\text {PL }}$ - $\mathrm{t}_{\text {PHLL }} \mid$ |
| Propagation Delay Skew ${ }^{1}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | tpskco |  |  | 10 | ns |  |
| Opposing Direction | teskod |  |  | 15 | ns |  |

${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{P H L}$ and $t_{P L H}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENT |  |  |  |  |  | 2 Mbps, no load |
| ADuM1240/ADuM1245 | IDD1 |  | 366 | 600 | $\mu \mathrm{A}$ |  |
|  | IDD2 |  | 246 | 375 | $\mu \mathrm{A}$ |  |
| ADuM1241/ADuM1246 | IDD1 |  | 306 | 450 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\text {D } 2}$ |  | 306 | 450 | $\mu \mathrm{A}$ |  |

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{VDDx}^{1}$ |  |  | V |  |
| Logic Low | $V_{\text {IL }}$ |  |  | $0.3 \mathrm{~V}_{\text {DDx }}{ }^{1}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | Vor | $\mathrm{V}_{\text {Dx }}{ }^{1}-0.1$ | 3.3 |  | V | $\mathrm{loutx}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxH }}$ |
|  |  | $V_{\text {DDx }}{ }^{1}-0.4$ | 3.1 |  | V | $\mathrm{l}_{\text {loux }}=-4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low | Vol |  | 0.0 | 0.1 | V | $\mathrm{l}_{\text {outx }}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V |  |
| Input Current per Channel | 1 | -1 | +0.01 | +1 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Ix}} \leq \mathrm{V}_{\text {DDx }}{ }^{1}$ |
| Input Switching Thresholds |  |  |  |  |  |  |
| Positive Threshold Voltage | $\mathrm{V}_{\text {T+ }}$ |  | 1.8 |  | V |  |
| Negative Going Threshold | $\mathrm{V}_{\text {T- }}$ |  | 1.2 |  | V |  |
| Input Hysteresis | $\Delta \mathrm{V}_{\mathrm{T}}$ |  | 0.6 |  | V |  |
| Undervoltage Lockout, $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ | UVLO |  | 1.5 |  | V |  |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Current |  |  |  |  |  |  |
| Input Supply | IDDI(0) |  | 4.8 | 10 | $\mu \mathrm{A}$ | ENx low |
| Output Supply | IdDo (Q) |  | 0.8 | 6 | $\mu \mathrm{A}$ | ENx low |
| Input (Refresh Off) | IDDI(0) |  | 0.12 |  | $\mu \mathrm{A}$ | ENx high |
| Output (Refresh Off) | IdDo (0) |  | 0.13 |  | $\mu \mathrm{A}$ | ENx high |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Supply Current Input Output | IDDI(D) <br> IDDO (D) |  | $\begin{aligned} & 88 \\ & 60 \end{aligned}$ |  | $\mu \mathrm{A} / \mathrm{Mbps}$ $\mu \mathrm{A} / \mathrm{Mbps}$ |  |
| AC SPECIFICATIONS <br> Output Rise Time/Fall Time Common-Mode Transient Immunity ${ }^{2}$ <br> Refresh Rate | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ <br> \|CM| <br> $\mathrm{f}_{\mathrm{r}}$ | 25 | $\begin{aligned} & 2 \\ & 40 \\ & 14 \end{aligned}$ |  | ns kV/ $\mu \mathrm{s}$ kbps | $\begin{aligned} & 10 \% \text { to } 90 \% \\ & \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\text {DDx }}{ }^{1}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1} V_{D D x}=V_{D D 1}$ or $V_{D D 2}$.
${ }^{2}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_{\text {out }}>0.8 \mathrm{~V}_{\text {DDx. }}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## ELECTRICAL CHARACTERISTICS—2.5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 2.75 \mathrm{~V}, 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 2.75 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and CMOS signal levels, unless otherwise noted.

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }}$ tPLH |  | 112 | 180 | ns | 50\% input to 50\% output |
| Change vs. Temperature |  |  | 280 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Pulse-Width Distortion | PWD |  |  | 12 | ns | $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHLL }}\right\|$ |
| Minimum Pulse Width | PW | 500 |  |  | ns | Within PWD limit |
| Propagation Delay Skew ${ }^{1}$ | tpsk |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 10 | ns |  |
| Opposing Direction | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 30 | ns |  |

${ }^{1}$ tpsk is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLL }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 5.


Table 6.


[^0]
## ADuM1240/ADuM1241/ADuM1245/ADuM1246

## ELECTRICAL CHARACTERISTICS—V $\mathbf{V D D}=\mathbf{3 . 3} \mathbf{V}, \mathbf{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$ OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 2.75 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

For dc specifications and ac specifications, see Table 3 for parameters related to Side 1 operation, and see Table 6 for parameters related to Side 2 operation.
Table 7.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within PWD limit |
| Propagation Delay |  |  |  |  |  |  |
| Side 1 to Side 2 | $\mathrm{t}_{\text {PHL, }}$ t $\mathrm{t}_{\text {LH }}$ |  | 84 | 180 | ns | 50\% input to 50\% output |
| Side 2 to Side 1 | $\mathrm{t}_{\text {PHL, }}$ tPLH |  | 120 | 180 | ns | 50\% input to 50\% output |
| Change vs. Temperature |  |  | 280 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Pulse-Width Distortion | PWD |  |  | 12 | ns | $\mid \mathrm{tPLH}^{\text {- }}$ t ${ }_{\text {PHLL }} \mid$ |
| Pulse Width | PW | 500 |  |  | ns | Within PWD limit |
| Propagation Delay Skew ${ }^{1}$ | tpsk |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $\mathrm{t}_{\text {PKKCD }}$ |  |  | 10 | ns |  |
| Opposing Direction | $\mathrm{t}_{\text {SKKod }}$ |  |  | 60 | ns |  |

${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 8.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SUPPLY CURRENT |  |  |  | Test Conditions/Comments |  |
| ADuM1240/ADuM1245 | $\mathrm{I}_{\mathrm{DD} 1}$ |  |  |  | 2 Mbps, noload |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 366 | 500 | $\mu \mathrm{~A}$ |
|  |  |  |  |  |  |
| ADuM1241/ADuM1246 | $\mathrm{IDD1}^{2}$ |  | 168 | 375 | $\mu \mathrm{~A}$ |
|  |  |  |  |  |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ | 306 | 400 | $\mu \mathrm{~A}$ |  |

## ELECTRICAL CHARACTERISTICS—V $\mathbf{V D D}=\mathbf{2 . 5} \mathbf{V}, \mathbf{V}_{\text {DD } 2}=3.3 \mathrm{~V}$ OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=2.5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 2.75 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.
For dc specifications and ac specifications, see Table 6 for parameters related to Side 1 operation, and see Table 3 for parameters related to Side 2 operation.

Table 9.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within PWD limit |
| Propagation Delay |  |  |  |  |  |  |
| Side 1 to Side 2 | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ |  | 120 | 180 | ns | 50\% input to 50\% output |
| Side 2 to Side 1 | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ |  | 84 | 180 | ns | 50\% input to 50\% output |
| Change vs. Temperature |  |  | 200 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Pulse-Width Distortion | PWD |  |  | 12 | ns | \|t ${ }_{\text {PLH }}$ - $\mathrm{t}_{\text {PHLL }} \mid$ |
| Pulse Width | PW | 500 |  |  | ns | Within PWD limit |
| Propagation Delay Skew ${ }^{1}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $\mathrm{t}_{\text {PSkCD }}$ |  |  | 10 | ns |  |
| Opposing Direction | tPskod |  |  | 60 | ns |  |

[^1]Table 10.


## PACKAGE CHARACTERISTICS

Table 11.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-to-Output) ${ }^{1}$ | R1-0 |  | $10^{13}$ |  | $\Omega$ |  |
| Capacitance (Input-to-Output) ${ }^{1}$ | $\mathrm{Cl}_{1} \mathrm{O}$ |  | 2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{Cl}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Ambient Thermal Resistance | $\theta_{\text {JA }}$ |  | 85 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |

${ }^{1}$ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

Approvals of the ADuM1240/ADuM1241/ADuM1245/ADuM1246 by the organizations listed in Table 12 are pending. See Table 17 and the Absolute Maximum Ratings section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 12.

| UL (Pending) | CSA (Pending) | VDE (pending) |
| :--- | :--- | :--- |
| Recognized under 1577 | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN V VDE V |
| component recognition program ${ }^{1}$ |  | $0884-10$ (VDE V 0884-10): 2006-12 ${ }^{2}$ |
| Single 3750 V rms isolation  <br> voltage Basic insulation per CSA 60950-1-03 and IEC 60950-1, | Reinforced insulation, 849 V peak |  |
|  | 400 V rms (565 V peak) maximum working voltage |  |
| Rile E214100 | Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, |  |

${ }^{1}$ In accordance with UL1577, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{Vrms}$ for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). The asterisk (*) marked on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 13.

| Parameter | Symbol | Value | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage (RS-20) |  | 3750 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance, RS-20) | L(101) | 5.1 | mm min | Measured from input terminals to output terminals, shortest distance through air |
| Printed Circuit Board (PCB) Clearance | L(PCB) | 5.5 | mm min | Measured line of sight in the seating plane of the PCB |
| Minimum External Tracking (Creepage, RS-20) | L(102) | 5.1 | mm min | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 | mm min | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | 400 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | II |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

## DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk ${ }^{*}$ ) marked on packages denotes DIN V VDE V 0884-10 approval.

Table 14.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V} \mathrm{rms}$ |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | $V_{\text {IORM }}$ | 849 | $V_{\text {peak }}$ |
| Input-to-Output Test Voltage, Method b1 | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {pd }(\mathrm{m})}, 100 \%$ production test, $\mathrm{t}_{\mathrm{ini}}=\mathrm{t}_{\mathrm{m}}=$ 1 sec , partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1592 | $V_{\text {Peak }}$ |
| Input-to-Output Test Voltage, Method a |  |  |  |  |
| After Environmental Tests Subgroup 1 | $\begin{aligned} & \mathrm{V}_{\text {IoRm }} \times 1.5=\mathrm{V}_{\text {pd(m) }} \text {, } \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}, \text { partial } \\ & \text { discharge }<5 \mathrm{pC} \end{aligned}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1273 | $V_{\text {Peak }}$ |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd(m) }, \mathrm{t}_{\text {ini }}}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1018 | $V_{\text {peak }}$ |
| Highest Allowable Overvoltage |  | $V_{\text {Iотм }}$ | 5335 | $\mathrm{V}_{\text {Peak }}$ |
| Surge Isolation Voltage | $V_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIoSM | 6000 | $V_{\text {peak }}$ |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 3) |  |  |  |
| Case Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Side 1 lod Current |  | $\mathrm{Is}_{1}$ | 2.5 | W |
| Insulation Resistance at $\mathrm{T}_{\text {s }}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



Figure 3. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 15.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages $^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 2.25 | 3.6 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

${ }^{1}$ See the DC Correctness and Low Power Operation section for more information.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 16.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( T ST) Range $^{\text {d }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature <br> ( $\mathrm{T}_{\mathrm{A}}$ ) Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ ) | -0.5 V to +5 V |
| Input Voltages ( $\mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }}$ ) | -0.5 V to $\mathrm{V}_{\text {DII }}+0.5 \mathrm{~V}$ |
| Output Voltages ( $\mathrm{VOA}_{\text {, }} \mathrm{V}_{\text {OB }}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{DD} 2}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{1}$ |  |
| Side 1 ( $\mathrm{l}_{1}$ ) | -10 mA to +10 mA |
| Side 2 (102) | -10 mA to +10 mA |
| Common-Mode Transients ${ }^{2}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ See Figure 3 for maximum rated current values for various temperatures.
${ }^{2}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## CONTINUOUS WORKING VOLTAGE

Table 17. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :--- | :--- | :--- | :--- |
| AC Voltage |  | Vipolar Waveform | 565 |
| V peak | 50-year minimum <br> lifetime |  |  |
| Unipolar Waveform | 1131 | V peak | 50 -year minimum <br> lifetime <br> DC Voltage |
| 1131 | V peak |  |  |
|  |  | 50 -year minimum <br> lifetime |  |

${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. ADuM1240/ADuM1245 Pin Configuration
Table 18. ADuM1240/ADuM1245 Pin Function Descriptions ${ }^{1}$

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1 ( 2.25 V to 3.6 V ). Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 1}(\mathrm{Pin} 1)$ and $\mathrm{GND}_{1}$ (Pin 2). |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to GND 1 is recommended. |
| 3 | NIC | Not Internally Connected. Leave this pin floating. |
| 4 | NIC | Not Internally Connected. Leave this pin floating. |
| 5 | $V_{\text {IA }}$ | Logic Input A. |
| 6 | $V_{\text {IB }}$ | Logic Input B. |
| 7 | $E N_{1}$ | Refresh/Watchdog Enable 1. Connecting Pin 7 to GND1 enables the input/output refresh and watchdog functionality for Side 1, supporting standard iCoupler operation. Tying Pin 7 to VDD1 disables the refresh and watchdog functionality for the lowest power operation, see the DC Correctness and Low Power Operation section for a description of this mode. $\mathrm{EN}_{1}$ and $\mathrm{EN}_{2}$ must be set to the same logic state |
| 8 | NIC | Not Internally Connected. Leave this pin floating. |
| 9 | NIC | Not Internally Connected. Leave this pin floating. |
| 10 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 12 | NIC | Not Internally Connected. Leave this pin floating. |
| 13 | NIC | Not Internally Connected. Leave this pin floating. |
| 14 | $\mathrm{EN}_{2}$ | Refresh/Watchdog Enable 2. Connecting Pin 14 to $\mathrm{GND}_{2}$ enables the input/output refresh and watchdog functionality for Side 2, supporting standard iCoupler operation. Tying Pin 14 to $V_{\text {DD2 }}$ disables the refresh and watchdog functionality for lowest power operation, see the DC Correctness and Low Power Operation section for a description of this mode. EN1 and EN2 must be set to the same logic state. |
| 15 | $V_{\text {OB }}$ | Logic Output B. |
| 16 | $V_{\text {OA }}$ | Logic Output A. |
| 17 | NIC | Not Internally Connected. Leave this pin floating. |
| 18 | NIC | Not Internally Connected. Leave this pin floating. |
| 19 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 20 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side $2(2.25 \mathrm{~V}$ to 3.6 V$)$. Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 2}(\operatorname{Pin} 20)$ and $\mathrm{GND}_{2}$ (Pin19). |

[^2]

NIC = NOT INTERNALLY CONNECTED.
Figure 5. ADuM1241/ADuM1246 Pin Configuration
Table 19. ADuM1241/ADuM1246 Pin Function Descriptions ${ }^{1}$

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1 ( 2.25 V to 3.6 V ). Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDI}}$ (Pin 1) and GND 1 (Pin 2). |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 3 | NIC | Not Internally Connected. Leave this pin floating. |
| 4 | NIC | Not Internally Connected. Leave this pin floating. |
| 5 | $\mathrm{V}_{\text {OA }}$ | Logic Output A. |
| 6 | $V_{\text {IB }}$ | Logic Input B. |
| 7 | EN 1 | Refresh/Watchdog Enable 1. Connecting Pin 7 to GND enables the input/output refresh and watchdog functionality for Side 1, supporting standard iCoupler operation. Tying Pin 7 to VDD disables the refresh and watchdog functionality for lowest power operation, see the DC Correctness and Low Power Operation section for a description of this mode. $\mathrm{EN}_{1}$ and $\mathrm{EN}_{2}$ must be set to the same logic state. |
| 8 | NIC | Not Internally Connected. Leave this pin floating. |
| 9 | NIC | Not Internally Connected. Leave this pin floating. |
| 10 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 12 | NIC | Not Internally Connected. Leave this pin floating. |
| 13 | NIC | Not Internally Connected. Leave this pin floating. |
| 14 | $\mathrm{EN}_{2}$ | Refresh/Watchdog Enable 2. Connecting Pin 14 to $\mathrm{GND}_{2}$ enables the input/output refresh and watchdog functionality for Side 2, supporting standard iCoupler operation. Tying Pin 14 to $V_{\text {DD2 }}$ disables the refresh and watchdog functionality for lowest power operation, see the DC Correctness and Low Power Operation section for a description of this mode. EN1 and $\mathrm{EN}_{2}$ must be set to the same logic state. |
| 15 | $V_{\text {OB }}$ | Logic Output B. |
| 16 | $V_{\text {IA }}$ | Logic Input A. |
| 17 | NIC | Not Internally Connected. Leave this pin floating. |
| 18 | NIC | Not Internally Connected. Leave this pin floating. |
| 19 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 20 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side $2(2.25 \mathrm{~V}$ to 3.6 V$)$. Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD2}}$ (Pin 20) and $\mathrm{GND}_{2}$ (Pin 19). |

${ }^{1}$ Reference AN-1109 for specific layout guidelines.

## ADuM1240/ADuM1241/ADuM1245/ADuM1246

## TRUTH TABLES

Table 21 provides the truth table (positive logic) for the ADuM1240 and the ADuM1241, and Table 22 provides the truth table (positive logic) for the ADuM1245 and ADuM1246. For a description of the abbreviations used in the truth tables, see Table 20.

Table 20. Truth Table Abbreviations

| Letter | Description |
| :--- | :--- |
| H | High level |
| L | Low level |
| $\uparrow$ | Rising data transition |
| $\downarrow$ | Falling data transition |
| X | Irrelevant |
| Qo | Level of Vox prior to levels being established |
| Z | High impedance |

Table 21. ADuM1240/ADuM1241 Truth Table (Positive Logic)

| $\mathrm{V}_{\mathrm{lx}}$ Input ${ }^{1}$ | V ${ }_{\text {dol }}$ State ${ }^{\text {2 }}$ | V ${ }_{\text {doo }}$ State ${ }^{3}$ | $\mathbf{E N}_{\mathrm{x}}$ State | Vox Output ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | Powered | Powered | L | H | Normal operation; data is high and refresh is enabled. |
| L | Powered | Powered | L | L | Normal operation; data is low and refresh is enabled. |
| X | Unpowered | Powered | L | H | Input unpowered. Outputs are in the default high state. Outputs return to the input state within $34 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. See the pin function descriptions (Table 18 and Table 19) for details. |
| X | Unpowered | Powered | H | Qo | Input unpowered. Outputs are static at the level last sent from the input or at the power up level. See the pin function descriptions (Table 18 and Table 19) for details. |
| $\uparrow$ | Powered | Powered | H | H | Output is high after propagation delay, refresh is disabled. |
| $\downarrow$ | Powered | Powered | H | L | Output is low after propagation delay, refresh is disabled. |
| X | Powered | Unpowered | X | Z | Output unpowered. Output pins are in high impedance state. Outputs return to the input state within $70 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDO }}$ power restoration. See the pin function descriptions (Table 18 and Table 19) for details. |

${ }^{1} V_{1 x}$ and $V_{0 x}$ refer to the input and output signals of a given channel ( $A, B, C$, or $\left.D\right)$.
${ }^{2} V_{D D I}$ refers to the power supply on the input side of a given channel ( $A, B, C$, or $D$ ).
${ }^{3} V_{D D o}$ refers to the power supply on the output side of a given channel ( $A, B, C$, or $D$ ).

Table 22. ADuM1245/ADuM1246 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {Ix }}$ Input ${ }^{1}$ | $\mathrm{V}_{\text {DDI }}$ State $^{2}$ | V ${ }_{\text {dod }}$ State $^{3}$ | $\mathrm{EN}_{\mathrm{x}}$ State | Vox Output ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | Powered | Powered | L | H | Normal operation; data is high and refresh is enabled. |
| L | Powered | Powered | L | L | Normal operation; data is low and refresh is enabled. |
| X | Unpowered | Powered | L | L | Input unpowered. Outputs are in the default low state. Outputs return to the input state within $34 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. See the pin function descriptions (Table 18 and Table 19) for details. |
| X | Unpowered | Powered | H | Qo | Input unpowered. Outputs are static at the level last sent from the input or at the power up level. See the pin function descriptions (Table 18 and Table 19) for details. |
| $\uparrow$ | Powered | Powered | H | H | Output is high, refresh is disabled. |
| $\downarrow$ | Powered | Powered | H | L | Output is low, refresh is disabled. |
| X | Powered | Unpowered | X | Z | Output unpowered. Output pins are in high impedance state. Outputs return to input state within $70 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDO }}$ power restoration. See the pin function descriptions (Table 18 and Table 19) for details. |

[^3]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Current Consumption per Input vs. Data Rate for 2.5 V , $E N_{x}=$ Low Operation


Figure 7. Current Consumption per Output vs. Data Rate for 2.5 V , $E N_{x}=$ Low Operation


Figure 8. Current Consumption per Input vs. Data Rate for 3.3 V , $E N_{x}=$ Low Operation


Figure 9. Current Consumption per Output vs. Data Rate for 3.3 V, $E N_{x}=$ Low Operation


Figure 10. Current Consumption per Input vs. Data Rate for 2.5 V, $E N_{x}=$ High Operation


Figure 11. Current Consumption per Output vs. Data Rate for 2.5 V , $E N_{x}=$ High Operation


Figure 12. Current Consumption per Input vs. Data Rate for $V_{D D x}=3.3 \mathrm{~V}$, $E N_{x}=$ High Operation


Figure 13. Current Consumption per Output vs. Data Rate for $V_{D D x}=3.3 \mathrm{~V}$, $E N_{x}=$ High Operation


Figure 14. Typical IDDx Current per Input vs. Data Input Voltage for $V_{D D x}=3.3 \mathrm{~V}$


Figure 15. $I_{D D x}$ Current per Input vs. Data Input Voltage for $V_{D D x}=2.5 \mathrm{~V}$


Figure 16. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{D D x}=2.5$ V, Data Rate $=100 \mathrm{kbps}$


Figure 17. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{D D x}=3.3 \mathrm{~V}$, Data Rate $=100 \mathrm{kbps}$


Figure 18. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{D D X}=2.5 \mathrm{~V}$, Data Rate $=1000 \mathrm{kbps}$


Figure 19. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{D D x}=3.3 \mathrm{~V}$, Data Rate $=1000 \mathrm{kbps}$


Figure 20. Typical Propagation Delay vs. Temperature for
$V_{D D x}=3.3 \mathrm{~V}$ or $V_{D D x}=2.5 \mathrm{~V}$


Figure 21. Typical Glitch Filter Operation Threshold


Figure 22. Typical Refresh Period vs. Temperature for 3.3 V and 2.5 V Operation


Figure 23. Typical Refresh Period vs. VDDx Voltage

## APPLICATIONS INFORMATION

## PCB LAYOUT

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both the input and output supply pins: $V_{D D 1}$ and $V_{D D 2}$ (see Figure 24). Maintaining the capacitor value between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ and not exceeding 20 mm for the total lead length between both ends of the capacitor and the input power supply produce the best results.

With proper PCB design choices, these digital isolators readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment. Refer to AN-1109 for PCB related EMI mitigation techniques, including board layout and stack-up issues.


NIC $=$ NOT INTERNALLY CONNECTED.
Figure 24. Recommended PCB Layout, RS-20
For applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

## PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.


Figure 25. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.
Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single component of the ADuM1240/ADuM1241/ADuM1245/ ADuM1246.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM1240/ ADuM1241/ADuM1245/ADuM1246 components operating under the same conditions.

## DC CORRECTNESS AND LOW POWER OPERATION

 Standard Operating ModePositive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. When refresh and watchdog functions are enabled by pulling $\mathrm{EN}_{1}$ and $\mathrm{EN}_{2}$ low, in the absence of logic transitions at the input for more than $\sim 140 \mu \mathrm{~s}$, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately $200 \mu \mathrm{~s}$, the device assumes that the input side is unpowered or nonfunctional, in which case, the isolator watchdog circuit forces the output to a default state. The default state is either high, as in the ADuM1240, and ADuM1241 versions, or low, as in the ADuM1245 and ADuM1246 versions.

## Low Power Operating Mode

For the lowest power consumption, disable the refresh and watchdog functions of the ADuM1240/ADuM1241/ADuM1245/ ADuM1246 by pulling $\mathrm{EN}_{1}$ and $\mathrm{EN}_{2}$ to logic high. These control pins must be set to the same value on each side of the component for proper operation.
In this mode, the current consumption of the chip drops to the microampere range. However, be careful when using this mode because dc correctness is no longer guaranteed at start up. For example, if the following sequence of events occurs:

1. Power is applied to Side 1.
2. A high level is asserted on the $\mathrm{V}_{\mathrm{IA}}$ input.
3. Power is applied to Side 2.

The high on $V_{\text {IA }}$ is not automatically transferred to the Side 2 $V_{O A}$, and there can be a level mismatch that is not corrected until a transition occurs at $V_{\text {IA }}$. After power is stable on each side and a transition occurs on the input of the channel, the input and output state of that channel is correctly matched. This contingency can be addressed in several ways, such as sending dummy data, or toggling refresh on for a short period to force synchronization after turn on.

## Recommended Input Voltage for Low Power Operation

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 implement Schmitt trigger input buffers so that the devices operate cleanly in low data rate or in noisy environments. Schmitt triggers allow a small amount of shoot through current when their input voltage is not approximate to either $V_{\text {DDx }}$ or $\mathrm{GND}_{\mathrm{x}}$ levels. This is because the two transistors are both slightly on when input voltages are in the middle of the supply range. For many digital devices, this leakage is not a large portion of
the total supply current and may not be noticed; however, in the ultralow power ADuM1240/ADuM1241/ADuM1245/
ADuM1246, this leakage can be larger than the total operating current of the device and cannot be ignored.
To achieve optimum power consumption with the ADuM1240/ ADuM1241/ADuM1245/ADuM1246, always drive the inputs as near to $\mathrm{V}_{\mathrm{DDx}}$ or $\mathrm{GND}_{\mathrm{x}}$ levels as possible. Figure 14 and Figure 15 illustrate the shoot through leakage of an input; therefore, whereas the logic thresholds of the input are standard CMOS levels, optimum power performance is achieved when the input logic levels are driven within 0.5 V of either $\mathrm{V}_{\mathrm{DDx}}$ or $\mathrm{GND}_{\mathrm{x}}$ levels.

## MAGNETIC FIELD IMMUNITY

The limitation on the magnetic field immunity of the device is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM1240 is examined in a 3 V operating condition because it represents the typical mode of operation for these products.
The pulses at the transformer output have an amplitude greater than 1.5 V . The decoder has a sensing threshold of about 1.0 V , therefore establishing a 0.5 V margin in which induced voltages are tolerated. The voltage induced across the receiving coil is given by

$$
\mathrm{V}=(-\mathrm{d} \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density.
$r_{n}$ is the radius of the $n^{\text {th }}$ turn in the receiving coil.
$N$ is the number of turns in the receiving coil.
Given the geometry of the receiving coil in the ADuM1240 and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 26.


Figure 26. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V . This is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1240 transformers. Figure 27 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM1240 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component could potentially be a concern. For the 1 MHz example noted, one would have to place a 1.2 kA current 5 mm away from the ADuM1240 to affect component operation.


Figure 27. Maximum Allowable Current for Various Current to ADuM1240 Spacings
Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care to avoid PCB structures that form loops.

## POWER CONSUMPTION

The supply current with refresh enabled at a given channel of the ADuM1240/ADuM1241/ADuM1245/ADuM1246 isolators is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I(Q)} & f>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by

$$
\begin{aligned}
& I_{D D O}=I_{D D O}(Q) f \leq 0.5 f_{r} \\
& I_{D D O}=\left(I_{D D O(D)}+\left(0.5 \times 10^{-3}\right) \times C_{L} \times V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
& f>0.5 f_{r}
\end{aligned}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage ( V ).
$f$ is the input logic signal frequency $(\mathrm{MHz})$; it is half the input data rate, expressed in units of Mbps.
$f_{r}$ is the input stage refresh rate $(\mathrm{Mbps})=1 / \mathrm{T}_{\mathrm{r}}(\mu \mathrm{s})$.
$I_{D D I(Q),} I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).
To calculate the total $V_{\text {DD1 }}$ and $V_{D D 2}$ supply current, the supply currents for each input and output channel corresponding to $V_{D D 1}$ and $V_{D D 2}$ are calculated and totaled. Figure 6 through Figure 13 show per channel supply currents as a function of data rate for an unloaded output condition.

## INSULATION LIFETIME

All insulation structures eventually degrade when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM1240/ ADuM1241/ADuM1245/ADuM1246.
Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 17 summarize the peak voltage for 50 years of service life for a bipolar ac operating con-
dition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50 year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM1240/ADuM1241/ ADuM1245/ADuM1246 depends on the voltage waveform type imposed across the isolation barrier. The $i$ Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 16, Figure 17, and Figure 18 illustrate these different isolation voltage waveforms.
Bipolar ac voltage is the most stringent environment. The goal of a 50 -year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 -year service life. The working voltages listed in Table 17 can be applied while maintaining the 50 -year minimum lifetime provided the voltages conform to either the unipolar ac or dc voltage case. Treat any crossinsulation voltage waveform that does not conform to Figure 29 or Figure 30 as a bipolar ac waveform, and limit its peak voltage to the 50-year lifetime voltage value listed in Table 17.

Note that the voltage presented in Figure 29 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .


Figure 28. Bipolar AC Waveform
rated peak voltage


Figure 29. Unipolar AC Waveform

RATED PEAK VOLTAGE


Figure 30. DC Waveform

## PACKAGING AND ORDERING INFORMATION

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-150-AE
Figure 31. 20-Lead Shrink Small Outline Package [SSOP]
(RS-20)
Dimensions shown in millimeters
ORDERING GUIDE

| Model ${ }^{1}$ | No. of Inputs, $V_{\text {DD } 1}$ Side | No. of Inputs, $V_{\text {DD } 2}$ Side | Maximum Data Rate (Mbps) | Max Prop Delay, 3.3 V | Output Default State | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1240ARSZ | 2 | 0 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1240ARSZ-RL7 | 2 | 0 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, <br> 7" Tape and Reel | RS-20 |
| ADuM1241ARSZ | 1 | 1 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1241ARSZ-RL7 | 1 | 1 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, <br> 7" Tape and Reel | RS-20 |
| ADuM1245ARSZ | 2 | 0 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1245ARSZ-RL7 | 2 | 0 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, <br> 7" Tape and Reel | RS-20 |
| ADuM1246ARSZ | 1 | 1 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1246ARSZ-RL7 | 1 | 1 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, <br> 7" Tape and Reel | RS-20 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

## NOTES


[^0]:    ${ }^{1} \mathrm{~V}_{\mathrm{DDx}}=\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$.
    ${ }^{2}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\text {OUt }}>0.8 \mathrm{~V}_{\text {DDx. }}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^1]:    ${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

[^2]:    ${ }^{1}$ Reference AN-1109 for specific layout guidelines.

[^3]:    ${ }^{1} V_{1 x}$ and $V_{0 x}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ).
    ${ }^{2} V_{D D I}$ refers to the power supply on the input side of a given channel ( $A, B, C$, or $D$ ).
    ${ }^{3} V_{\text {DDo }}$ refers to the power supply on the output side of a given channel ( $A, B, C$, or $D$ ).

