1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CESCRIPTION

The Mitsubishi M5M27C101K-15I are high-speed 1048576 -bit ultraviolet erasable and electrically reprogram-mable read only memories. They are suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C101K-15I are fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and are available in DIP with a transparent lid.

FEATURES

- ullet Wide temperature range : 40 $^{\circ}$ C $^{\sim}$ + 85 $^{\circ}$ C
- 131072 word × 8-bit organization
- Two line control OE, CE
- Single 5V power supply (read operation)
- Programming voltage······12.5V
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32-pin DIP
- Byte programming algorithm
- Page programming algorithm

APPLICATION

Microcomputer systems and peripheral equipment

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode(low level). Low level input to \overline{CE} and \overline{OE} and address signals to the address inputs (A0 \sim A16) make the data contents of the designated address location available at the data input/output (D0 \sim D7). When the \overline{CE} or \overline{OE} signal is high, data input/output are in a floating state.

When the $\overline{\text{CE}}$ signal is high, the device is in the stand by mode or power-down mode.


Programming

(Byte programming algorithm)

The M5M27C101K-15I enter the byte programming mode when 12.5V is supplied to the VPP power supply input, \overline{CE} is at low level and \overline{OE} is at high level. A location is designated by address signals (Ao \sim A16), and the data to be programmed must be applied at 8-bits in parallel to the data inputs (Do \sim D7). In this state, byte programming is completed when \overline{PGM} is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C101K-15I allows 4-bytes of data to be simultaneously programmed. The destination addresses for a page programming operation must reside on the same page; that is, A2 through A16 must not change. At first, the M5M27C101K-15I enter the page data latch mode when VPP = 12.5V, $\overline{CE} = "H"$, $\overline{OE} = "L"$ and $\overline{PGM} = "H"$. The four locations in same page are designated by address signals (Ao, A1 change) and the data to be




programmed must be applied to each location at 8-bits in parallel to the data inputs ($D_0 \sim D_7$). In this state, the data (4-bytes) latch is completed. Then the M5M27C101K-15I enter the page programming mode when $\overline{OE}=$ "H". In this state, page (4-bytes) programming is completed when PGM = "L".

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537 Å at an intensity of approximately 15WS /cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM



MODE SELECTION

Pins Mode	ČE (22)	ŌE (24)	PGM (31)	V _{PP} (1)	Vcc (32)	Data I/O (13~15,17~21)
Read	VIL.	VIL	X*	5V	5V	Data out
Output disable	VIL	ViH	Х*	5V	5V	Floating
Stand by (Power down)	ViH	X*	X*	5∨	5V	Floating
Byte Program	VIL	Vін	VIL	12.5V	6V	Data in
Program verify	VIL	VIL	VH	12.5V	6V	Data out
Page data latch	ViH	VIL	VH	12.5V	6V	Data in
Page program	ViH	ViH	VIL	12.5V	6V	Floating
	VIL	VIL	VIL	12.5V	6V	
Duanua inhihit	VIL	ViH	Vн	12.5V	6V	
Program inhibit	ViH	VIL	VIL	12.5V	6V	Floating
	ViH	ViH	ViH	12.5V	6V	

^{*} X can be either VIL or VIH



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Conditions	Ratings	Unit		
VII	All input or output voltage except VPP·A9		- 0.6~7	V		
Vı2	VPP supply voltage	With respect to Ground	- 0.6~14.0	V		
Vıз	As supply voltage		- 0.6~13.5			
Topr	Operating temperature		- 50~95	Ψ		
Tstg	Storage temperature		- 65~125	ಌ		

Note 1: Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

READ OPERATION

DC ELECTRICAL CHARACTERISTICS (Ta = -40~85 °C, Vcc = 5V ± 10 %, Vpp = Vcc, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			11.7
	Farameter	rest conditions	Min	Тур	Max	Unit
lu	Input leakage current	VIN = 0~VCC			10	μΑ
llo	Output leakage current	Vout = 0~Vcc			10	μΑ
lee1	VPP current read/stand-by	V _{PP} = 5.5V		1	100	μА
ls _{B1}	Vcc current stand-by	CE = VIH			1	mA
IsB2	VCC current stand-by	CE ≈ Vcc		1	100	μА
lcc1	Vcc current Active	$\overline{CE} = \overline{OE} = V_{IL}$, DC, $I_{OUT} = 0$ mA			50	mA
lcc2	VCC current Active	$\overline{CE} = V_{IL}$, $f = 6.7MHz$, $I_{OUT} = 0mA$			50	mA
VIL	Input low voltage		- 0.1		0.8	V
VIH	Input high voltage		2.4		V∞ + 1	٧
Vol	Output low voltage	loL = 2.1mA			0.45	٧
Vон	Output high voltage	Іон = - 400 μ А	2.4			٧


Note 2: Typical values are at Ta = 25°C and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS (Ta = -40~85 ℃, Vcc = 5V ± 10 %, Vpp = Vcc, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	rarameter	rest conditions	Min	Тур	Max	Unit
ta(AD)	Address to output delay	CE = OE = VIL			150	ns
ta(CE)	CE to output delay	OE = VIL			150	ns
ta(OE)	Output enable to output delay	CE = VIL			70	ns
tor	Output enable high to output float	CE = V _{IL}	0		50	ns
tон	Output hold from CE, OE or address		0			ns

Note $3: \mbox{VCC}$ must be applied simultaneously \mbox{VPP} and removed simultaneously $\mbox{VPP}.$

AC WAVEFORMS



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CAPACITANCE

Symbol	Parameter	Test conditions		1.1-14		
Syllidol	- alametei	Min	Тур	Max	Unit	
Cin	Input capacitance (Address CE, OE, PGM)	Ta = 25 °C, f = 1MHz, V₁ = Vo = 0V			10	рF
Соит	Output capacitance	1a - 25 C, t - 11vinz, vi - vo - 0v			15	pF

PROGRAM OPERATION BYTE PROGRAMMING ALGORITHM

First set Vcc = 6V, Vpp = 12.5V and then set an address to first address to be programmed. After applying 0.2 ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its

total number of 0.2 ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with VCC = VPP = 5V.

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 ℃, Vcc = 6V ± 0.25V, Vpp = 12.5V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Эүтпоог	l alameter	rest conditions	Min	Тур	Max	Unit	
lu	Input leakage current	VIN = 0~VCC			10	μА	
Vol	Output low voltage (verify)	loL = 2.1mA			0.45	٧	
Voн	Output high voltage (verify)	IoH = - 400 μ A	2.4			٧	
VIL	Input low voltage		- 0.1		0.8	٧	
Vін	Input high voltage		2.0		Vcc	V	
Icc	Vcc supply current				50	mA	
IPP	VPP supply current	CE = PGM = VIL			50	mΑ	


AC ELECTRICAL CHARACTERISTICS (Ta = $25 \pm 5 \, \%$, V_{CC} = $6V \pm 0.25V$, V_{PP} = $12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
			Min	Тур	Max	Unit	
tas	Address setup time		2			μs	
toes	OE setup time		2			μs	
tos	Data setup time		2			μs	
tан	Address hold time		0			μs	
tDH	Data hold time		2			μs	
t DFP	Chip enable to output float delay		0		130	ns	
tvcs	Vcc setup time		2			μs	
tvps	VPP setup time	-	2			μs	
tpw	PGM initial program pulse width		0.19	0.2	0.21	ms	
topw	PGM over program pulse width		0.19		5.25	ms	
tces	CE setup time		2			μs	
t oE	Data valid from OE				150	ns	

Note 4: VCC must be applied simultaneously VPP and removed simultaneously VPP.



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PAGE PROGRAMMING ALGORITHM

First set Vcc=6V, Vpp=12.5V and then set an address to first page address to be programmed. After data of 4-bytes are latched, these latch data are programmed simultaneously by applying 0.2 ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed.

The programmer also maintains its total number of 0.2 ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, Vcc = 6V ± 0.25V, VPP = 12.5V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
	rarametei	rest conditions	Min	Тур	Max	Unit	
lu .	Input leakage current	V _{IN} = 0~V _{CC}			10	μА	
Vol	Output low voltage (verify)	lo _L = 2.1mA			0.45	٧	
Voн	Output high voltage (verify)	IoH = - 400 μ A	2.4			V	
VIL	Input low voltage		- 0.1		0.8	V	
ViH	Input high voltage		2.0		Vcc	٧	
Icc	Vcc supply current				50	mA	
IPP	VPP supply current	PGM = VIL			100	mΑ	

AC ELECTRICAL CHARACTERISTICS (Ta = $25 \pm 5 \, \circ$, Vcc = $6V \pm 0.25V$, VPP = $12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Sylfidol		rest conditions	Min	Тур	Max	Unit	
tas	Address setup time		2			μς	
toes	OE setup time		2		1	μs	
tos	Data setup time		2			μs	
tah	Address hold time		0			μs	
tahl.	Address Hold time		2			μs	
t oH	Data hold time		2			μs	
t DFP	OE to output float delay		0		130	ns	
tvcs	Vcc setup time		2			μs	
t vps	VPP setup time		2			μs	
tew	PGM initial program pulse width		0.19	0.2	0.21	ms	
topw	PGM over program pulse width	-	0.19		5.25	ms	
tces	CE stetup time		2			μs	
t oE	Data valid from OE				150	ns	
tuw	Data latch time		1			μs	
t PGMS	PGM setup time		2			μs	
t CEH	CE hold time		2			μs	
t oeh	OE hold time		2		T - 1	μs	

Note $5: \mbox{VCC}$ must be applied simultaneously \mbox{VPP} and removed simultaneously \mbox{VPP} .



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM


AC WAVEFORMS PAGE PROGRAM PAGE DATA LATCH PROGRAM VERIFY **ADDRESS** Viн A2~A16 V_{IL} tahl tah Vін Ao, A1 V_{IL} tPGMS tDH tDFP to<u>e</u> Vih/Voh DATA |SET| DATA VIL/VOL DATA OUTPUT VALID 12.5V VPP 5٧ tvps 6٧ Vcc 5٧ **t**OEH tvcs Œ tcen V_{IL} tpw ۷н topw PGM toes VIL ۷н ŌĒ V_{IL}

Test condition for A.C. characteristics Input voltage : $V_{IL} = 0.45V$, $V_{IH} = 2.4V$

Input rise and fall time: $(10\%\sim90\%)$: ≤ 20 ns

Reference voltage at timing measurement: Input, Output "L" = 0.8V, "H" = 2V.

1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM



DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C101K-15I DEVICE IDENTIFIER CODE

Pins	Ao (12)	D ₇ (21)	D ₆ (20)	D ₅ (19)	D ₄ (18)	D ₃ (17)	D ₂ (15)	D ₁ (14)	D ₀ (13)	Hex Data
Manufacturer code	VIL	0	0	0	1	1	1	0	0	1C
Device code	ViH	1	0	0	0	0	0	1	1	83

Note 6: A9 = $12.0 \pm 0.5V$ A1 \sim A8, A10 \sim A16, \overline{CE} , \overline{OE} = VIL, \overline{PGM} = VIH VCC = VPP = $5V \pm 10\%$

