

Dual N-channel enhancement mode MOS transistor

PHN210

FEATURES

- High speed switching
- No secondary breakdown
- Very low on-resistance.

APPLICATIONS

- Motor and actuator driver, power management, synchronized rectifying, etc.

PINNING - SO8 (SOT96-1)

PIN	SYMBOL	DESCRIPTION
1	s ₁	source 1
2	g ₁	gate 1
3	s ₂	source 2
4	g ₂	gate 2
5	d ₂	drain 2
6	d ₂	drain 2
7	d ₁	drain 1
8	d ₁	drain 1

DESCRIPTION

Two N-channel enhancement mode MOS transistors in an 8-pin plastic SO8 (SOT96-1) package.




Fig.1 Simplified outline and symbol.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per N-channel					
V _{DS}	drain-source voltage (DC)		-	30	V
V _{SD}	source-drain diode forward voltage	I _S = 1.25 A	-	1.2	V
V _{GSO}	gate-source voltage (DC)	open drain	-	±20	V
V _{GSth}	gate-source threshold voltage	I _D = 1 mA; V _{DS} = V _{GS}	1	2.8	V
I _D	drain current (DC)		-	3.5	A
R _{DSon}	drain-source on-state resistance	I _D = 2.2 A; V _{GS} = 10 V	-	0.1	Ω
P _{tot}	total power dissipation	up to T _s = 80 °C	-	2	W

Dual N-channel enhancement mode MOS transistor

PHN210

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per N-channel					
V _{DS}	drain-source voltage (DC)		-	30	V
V _{GSO}	gate-source voltage (DC)	open drain	-	±20	V
I _D	drain current (DC)	T _s ≤ 80 °C	-	3.5	A
I _{DM}	peak drain current	note 1	-	14	A
P _{tot}	total power dissipation	up to T _s = 80 °C; note 2	-	2	W
		up to T _{amb} = 25 °C; note 3	-	2	W
		up to T _{amb} = 25 °C; note 4	-	1	W
		up to T _{amb} = 25 °C; note 5	-	1.3	W
T _{stg}	storage temperature		-65	+150	°C
T _j	operating junction temperature		-	150	°C
Source-drain diode					
I _S	source current (DC)	T _s ≤ 80 °C	-	1.5	A
I _{SM}	peak pulsed source current	note 1	-	6	A

Notes

1. Pulse width and duty cycle limited by maximum junction temperature.
2. Maximum permissible dissipation per MOS transistor. (So both devices may be loaded up to 2 W at the same time).
3. Maximum permissible dissipation per MOS transistor. Value based on PCB with a R_{th a-tp} (ambient to tie-point) of 27.5 K/W.
4. Maximum permissible dissipation per MOS transistor. Value based on PCB with a R_{th a-tp} (ambient to tie-point) of 90 K/W.
5. Maximum permissible dissipation if only one MOS transistor dissipates. Value based on PCB with a R_{th a-tp} (ambient to tie-point) of 90 K/W.

Dual N-channel
enhancement mode MOS transistor

PHN210





Fig.2 Power derating curve.



$\delta = 0.01$.
 $T_s = 80\text{ }^{\circ}\text{C}$.
(1) $R_{DS(on)}$ limitation.

Fig.3 DC SOAR.

**Dual N-channel
enhancement mode MOS transistor**

PHN210

THERMAL CHARACTERISTICS


SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	35	K/W

CHARACTERISTICS $T_j = 25^\circ C$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per N-channel						
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$; $I_D = 10 \mu A$	30	—	—	V
V_{GSth}	gate-source threshold voltage	$V_{GS} = V_{DS}$; $I_D = 1 mA$	1	—	2.8	V
I_{DSS}	drain-source leakage current	$V_{GS} = 0$; $V_{DS} = 24 V$	—	—	100	nA
I_{GSS}	gate leakage current	$V_{GS} = \pm 20 V$; $V_{DS} = 0$	—	—	± 100	nA
I_{Don}	on-state drain current	$V_{GS} = 10 V$; $V_{DS} = 1 V$	3.5	—	—	A
		$V_{GS} = 4.5 V$; $V_{DS} = 5 V$	2	—	—	A
R_{DSon}	drain-source on-state resistance	$V_{GS} = 4.5 V$; $I_D = 1 A$	—	0.11	0.2	Ω
		$V_{GS} = 10 V$; $I_D = 2.2 A$	—	0.08	0.1	Ω
$ y_{Is} $	forward transfer admittance	$V_{DS} = 20 V$; $I_D = 2.2 A$	2	4.5	—	S
C_{iss}	input capacitance	$V_{GS} = 0$; $V_{DS} = 20 V$; $f = 1 MHz$	—	250	—	pF
C_{oss}	output capacitance	$V_{GS} = 0$; $V_{DS} = 20 V$; $f = 1 MHz$	—	140	—	pF
C_{rss}	reverse transfer capacitance	$V_{GS} = 0$; $V_{DS} = 20 V$; $f = 1 MHz$	—	50	—	pF
Q_g	total gate charge	$V_{GS} = 10 V$; $V_{DS} = 15 V$; $I_D = 2.3 A$	—	10	30	nC
Q_{gs}	gate-source charge	$V_{GS} = 10 V$; $V_{DS} = 15 V$; $I_D = 2.3 A$	—	1	—	nC
Q_{gd}	gate-drain charge	$V_{GS} = 10 V$; $V_{DS} = 15 V$; $I_D = 2.3 A$	—	2.5	—	nC
t_{on}	turn-on time	$V_{GS} = 0$ to $10 V$; $V_{DD} = 20 V$; $I_D = 1 A$; $R_L = 20 \Omega$	—	15	40	ns
t_{off}	turn-off time	$V_{GS} = 10$ to $0 V$; $V_{DD} = 20 V$; $I_D = 1 A$; $R_L = 20 \Omega$	—	25	140	ns
Source-drain diode						
V_{SD}	source drain diode forward voltage	$V_{GS} = 0$; $I_S = 1.25 A$	—	—	1.2	V
t_{rr}	reverse recovery time	$I_S = 1.25 A$; $dI/dt = 100 A/\mu s$	—	35	100	ns


Dual N-channel enhancement mode MOS transistor

PHN210




$V_{GS} = 0$.
 $T_j = 25^\circ\text{C}$.

Fig.4 Capacitance as a function of drain-source voltage; typical values.




$T_j = 25^\circ\text{C}$.

Fig.5 Typical output characteristics.



$V_{DS} = 10\text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.6 Typical transfer characteristics.



$V_{DD} = 15\text{ V}$.
 $I_D = 3.5\text{ A}$.

Fig.7 Gate-source voltage as a function of total gate charge.

Dual N-channel enhancement mode MOS transistor

PHN210






Fig.8 Source current as a function of source-drain diode forward voltage.



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^\circ\text{C}}$$

Typical V_{GSth} at $I_D = 1$ mA; $V_{DS} = V_{GS} = V_{th}$.

Fig.9 Temperature coefficient of gate-source threshold voltage.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}}$$


Typical R_{DSon} at:

- (1) $I_D = -1$ A; $V_{GS} = -10$ V.
- (2) $I_D = -0.5$ A; $V_{GS} = -4.5$ V.

Fig.10 Temperature coefficient of drain-source on-resistance.

Dual N-channel
enhancement mode MOS transistor

PHN210



Solder point temperature $T_s = 80^\circ\text{C}$.

Fig.11 Transient thermal resistance from junction to soldering point as a function of pulse time; typical values.