

## DESCRIPTION

The MP201 is a dying gasp storage and release controller. It charges storage capacitor from the input during normal operation. Once the storage capacitor is charged to the selected voltage, the charge is st opped, and the storage capacitor is separated from the input. The charging circuit maintains the storage voltage after the charge is completed.

The MP201 keeps monit oring the input voltage, and releases the charge from storage capacitor to input ca pacitor when the input voltage is lower than the select ed release voltage. It regulates the input voltage to kee p it clo se to release voltage for as long as possible.

The MP201 has built-in current limit circuit during the charging up of the storage capacitors. The storag e and re lease volta ge can b e programmed to user's desired value by external resistors.

The MP201 comes in a n SOIC-8 p ackage and requires a minimum number of readily available standard external components.

## **FEATURES**


- Wide 4.5V to 18V Input Operating Range
- 2.5A dumping current from Storage to VIN
- Built-in 260 mA Current Limit for Charging Storage Capacitor
- User Programmable Storage and Release Voltage
- Dying Gasp FLAG Indicator
- Available in SOIC-8 package


### APPLICATIONS

- Cable/DSL/PON Modems
- Home Gateway
- Access Point Networks

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## **TYPICAL APPLICATION**





www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2012 MPS. All Rights Reserved.




### **ORDERING INFORMATION**

Part Number*	Package	Top Marking
MP201DS	SOIC-8	MP201

\* For Tape & Reel, add suffix –Z (eg.MP201DS–Z); For RoHS compliant packaging, add suffix –LF (e.g. MP201DS–LF–Z)

### PACKAGE REFERENCE



## ABSOLUTE MAXIMUM RATINGS (1)

V <sub>IN</sub>	0.3V to 22V
V <sub>BST</sub>	
V <sub>BST</sub> -V <sub>IN</sub>	
V <sub>MAX</sub>	0.3V to 42V
V <sub>MAX</sub> -V <sub>IN</sub>	0.3V to 25V
V <sub>STRG</sub>	0.3V to 32V
V <sub>STRG</sub> -V <sub>IN</sub>	0.3V to 25V
V <sub>GASP</sub>	0.3V to 22V
All Other Pins	0.3V to 6.5V
Junction Temperature	150°C
Lead Temperature	
Continuous Power Dissipation (T	
	4 0 0 1 4 1
Junction Temperature	150°C

# Recommended Operating Conditions <sup>(3)</sup>

Supply Voltage V <sub>IN</sub>
Storage Voltage V <sub>STRG</sub>
Vin to 2×V <sub>IN</sub> -0.8V(32V max)
Operating Junction Temp. (T <sub>J</sub> )40°C to +125°C

# Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

SOIC-8...... 90 ..... 45... °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation w ill cause ex cessive die tempe rature, and t he regulator will g o into thermal shutdown. Internal thermal shutdown circuitr y pr otects the device from permanent damage.
- The device is not guarant eed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



# ELECTRICAL CHARACTERISTICS (5)

 $V_{IN}$  = 12V,  $T_A$  = 25°C, unless otherwise noted.

Parameter Sy	mbol	Condition	Min	Тур	Max	Units
Input Supply Voltage Range	V <sub>IN</sub>		4.5		18	V
Supply Current (Quiescent)	I <sub>IN</sub>	V <sub>FB</sub> = 1.1V		250	300	μA
VIN Under Voltage Lockout Threshold Rising	INUVvth	2.5		3.0	3.5	V
VIN Under Voltage Lockout Threshold Hysteresis	INUVHYS			250		mV
Storage Feedback Voltage	V <sub>FB1</sub>	0.97		1	1.03	V
Release Feedback Voltage	V <sub>FB2</sub>		0.97	1	1.03	V
Vstorage Refresh Threshold-High	V <sub>FB1_H</sub>			1.025	1.05	V
Vstorage Refresh Threshold-Low	V <sub>FB1_L</sub>		0.95	0.975		V
Vstorage Refresh Threshold-Hysteresis	V <sub>FB1_Hys</sub>			50		mV
Feedback Current	I <sub>FB</sub>	V <sub>FB1</sub> = V <sub>FB2</sub> =1V		10	50	nA
GASP High Threshold <sup>(6)</sup> VTH	GASP			1.05		V
GASP Low Threshold <sup>(6)</sup> VTL	GASP			1		V
GASP Rising Delay Time	GASPTdR			73		μs
GASP Falling Delay Time	GASPTdF			0.7		μs
GASP Sink Current Capability	VGASP Sink	4mA		0.2	0.3	V
GASP Leakage Current	IGASP_LEAK	VGASP=3.3V		0.01	0.1	uA
Input Inrush Current Limit for Charging Storage Capacitor	IPRECHARGE_LIMIT	VIN=12V, Charging CSTORAGE from 0 to VIN	0.2 0.2	26	0.33	A
Current limit for Dumping Charge from CSTORAGE to $V_{IN}$	Idump_limit		2	2.5	3	A
Thermal Shutdown <sup>(7)</sup>	Tsd			150 °C	;	
Thermal Shutdown Hysteresis <sup>(7)</sup>	Тнүs			30		°C

Notes:

5) Production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.

6) This voltage is FB2 voltage.

7) Guaranted by design




## **PIN FUNCTIONS**

Pin #	Name	Description
1 BST		Bootstrap. A capacitor and a resistor in series connected between this pin and DC/DC converter's SW node is required to charge storage capacitor.
2 VIN		Supply Voltage. The MP201 operates from a +4.5V to +18V input rail. Input decoupling capacitor is needed to decouple the input rail.
3	FB2	Feedback to set release voltage.
4	GND	System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout. Suggested to be connected to GND with copper and vias.
5	FB1	Feedback to set storage voltage.
6	GASP	Open drain output to indicate dying gasp operation is active.
7	STRG	Connect to storage capacitor for dying gasp storage and release operation.
8	VMAX	Internal Supply. A 2.2nF ceramic capacitor is required for decoupling.



## **TYPICAL CHARACTERISTICS**


 $V_{IN}$  = 12V,  $V_{STORAGE}$  = 23V,  $V_{RELEASE}$ =10.2V, For DCDC Converter:  $P_{OUT}$ =5W,  $V_{OUT}$ =3.3V,  $T_A$  = +25°C, unless otherwise noted.





### **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{STORAGE}$  = 23V,  $V_{RELEASE}$ =10.2V, For DCDC Converter:  $P_{OUT}$ =5W,  $V_{OUT}$ =3.3V,  $T_A$  = +25°C, unless otherwise noted.



10ms/div.

10ms/div.

2ms/div.



### **BLOCK DIAGRAM**




Figure 1 – Functional Block Diagram



### **OPERATION**

MP201 is a dying ga sp storage and release control IC. It charges the storage capacitor s from input supply during power s tart up and keeps refre shing the storage voltage at a regulated value during normal operation. MP201 continuously monitors the input voltage. Once the input voltage is lowe r than the programmed release voltage in the case o f losing input power, it releases the charge fro m the storage capacitors t o input, and keeps th e input voltage regulated to the release voltage for as long as possible. It allows th e system to respond to input power failure.

### Start-Up

During the power start-up, there are two periods to charge the storage capacitors. In the first period, the MP201 pre-charges the large storage cap acitors from 0 to nearly VIN with built-in inru sh current limit. Once the storage voltage is close to the input voltage, the storage voltage is boosted an d regulated at target voltage.

The BST pi n of MP201 should connect to the DCDC switch node. Only after the DCDC is enabled, the MP201 will start boosting. Figure 2 shows the charging build-up process of MP201.




Figure 2 – Timing of Charging

### Release

MP201 keeps monitoring the inp ut voltage. Once the in put voltage is lower tha n selected release volt age in the case of losing inp ut power, MP201 moves the charg e from high voltage stor age capacit or to low in put voltage capacitor. The relea se voltage can be determined by choo sing appro priate input resistance divider. The maxi mum LDO release current can be as high as 2.5 A. Until the storage capacitor volt age is near the input voltage, the input volta ge loses it s regulation and reduces further. A conceptu al release process of MP201 is shown in Figure 3.




Figure 3 – Timing of Releasing

### **Gasp Indicator**


When the FB2 voltage, feedback voltage for the input powe r, is h igher than 1.0  $5XV_{FB2}$ , the GASP pin will be pulled high. Connect a resistor across VIN and GASP can drive GASP high. When the FB2 voltage is lower than  $1.00XV_{FB2}$ , the GASP voltage will be internally pulled low. GASP voltage can be used as a communication indicator signal which states in put power availability.



### **APPLICATION INFORMATION**

### SET STORAGE VOLTAGE

The storage voltage c an be set by choosing appropriate external feedback resist ors R1 and R2 which is shown in Figure 4.



#### Figure 4 – Feedback Circuit for Storage Voltage

The storage voltage is determined by:

$$V_{\text{STORAGE}} = (1 \quad \frac{\text{R1}}{\text{R2}}) \times V_{\text{FB1}}$$

Here is the exa mple, if the storage voltage is set to be 20V, choose R2 to be  $40k\Omega$ , R1 will be then given by:


$$R1 = \frac{40k\Omega \times (20 - V_{FB2})}{V_{FB2}} \quad 760k\Omega$$

Table 1 list s the recommended resistors for different storage voltages.

#### Table 1 – Resistor Selection for Different Storage Voltages

V <sub>STORAGE</sub> (V) R1	(kΩ) R2	(kΩ)
15 750		53.2
19 750		41.6
23 845		37.4

#### **Select Release Voltage and Input Capacitors** The release voltage can be set by choosing external feedback resistors R3 and R4 which is shown in Figure 5.



**Figure 5 – Release Feedback Circuit** Similarly, the release voltage is set by:

$$V_{\text{RELEASE}} = -(1 \frac{R3}{R4}) \times V_{\text{FB2}}$$

However, the selection of R3 and R4 not only determines the release voltage, but impacts the stability. Generally, choosing R3 to be  $300 \sim 500 k\Omega$  is recommended for a stable performance with 47 µF Cin. Table 2 lists the recommended resistor s setup f or different release voltages.

Table 2 – Resistor Selection for Different
Release Voltages

V <sub>RELEASE</sub> (V)	R3 (kΩ)	R4 (kΩ)	Cf (pF)	C <sub>IN</sub> (µF)
11 475		47.5	15	47
10.2 464		49.9	15	47
9.0 324		40.2	15	47

### **Select Storage Capacitor**

The Storage Capacitor is for ene rgy storage during normal operation and the energy will be released to VIN in case of lo sing input power. Typically, a general purpose electro lytic capacitor is recommended.

The voltage rating of storage capacitor needs to be higher than the targeted stora ge voltage. The voltage rating of storage capacitor can be fully utilize d since the voltage on storage capacitor is very stable during normal operation. There will be less ripple current/voltage for most of the time during normal operation. The ripple current rating of stor age cap can be less consideration.

The needed capacitance is depend ent on how long the dy ing gasp time based on typically



application. Assume the input release current is  $I_{RELEASE}$  when input voltage is regulated at  $V_{RELEASE}$  for the DCDC converter. The storage voltage of MP201 is  $V_{STORAGE}$ , and the required dying gasp time is  $T_{DASP}$ . The necessary storage capacitance can be calculated as following equation:

$$Cs = \frac{I_{\text{RELEASE}} \times T_{\text{DASP}}}{V_{\text{STORAGE}} - V_{\text{RELEASE}}}$$

If I RELEASE=1A, T D=20ms, V STORAGE=20V,  $V_{RELEASE}$ =10V, the needed storage capacitance is 2000µF. Generally, the storage capacitan ce should be chosen a little bit lar ge to avoid capacitance reduction at high voltage offset.

In typical x DSL applications u sing a 12V inp ut supply, it is recommended to se t the stora ge voltage higher than 20V to fully utilize the hig h voltage energy and minimize storag е capacitance requirements. Generally, a 25V rated electr olvtic capa citor can be used. The lifetime of electrolytic capacitors can be severely impacted by both environmental and electr ical factors. One of the most critical e lectrical factors is the AC RMS ripp le current through the capacitor which leads to increased capacitor core temperatures. Normally, for typical industrial uses, it is recommended to derate the capacitor voltage rating to 70 %-80%. For example, a 25V rated

electrolytic capacitor would be used for a 16V to 20V application.

However, since the MP201 tightly r egulates the storage voltage, the storage capacitor almost has no AC rip ple current going through it. The resulting re fresh rate of the MP201 is very low which allow s cust omers to safely use a 90 % capacitor d erating <sup>(8)</sup>. For example, a 2 5V electrolytic capacitor, can safely handle a storage voltage of up to 2 2V. Table 3 is some recommended storage electrolytic capacitor s which can be used in typical xDSL application

### PCB Layout Guide

PCB la yout is very important to achieve stable operation. Please follo w these g uidelines a nd take the EVB board layout for references.

- Connect the BST pin as close a spossible to the SW node of DCDC converter through a resistor and a small ceramic capacitor. Try to avoid interconnect the feedback path.
- 2) Ensure all feedback connections are short and direct. Place the fe edback resistors and compensation components as clo se to the chip as possible.
- 3) Keep the connectio n of the storage capacitors and STRG pin as short and wide as possible.

Part #	Vender	Capacitance	Voltage	Operating Temp
25ME1500WX	Sanyo	1500µF 25V		-40 to +105°C
PEH526HAB4270M3	Kemet	2700µF 25V		-40 to +105°C
EEUFR1E152B	Panasonic	1500µF 25V		-40 to +105°C

#### Table 3 – Recommended Storage Capacitors

#### Notes:

8) "Applying voltage does not affect the life time because the self heating by applying voltage can be ignored", from Sanyo.

### Design Example

Below is a design example f ollowing the application guidelines for the specifications:

Table 4	: Design	Example
---------	----------	---------

V <sub>IN</sub>	12V to 18V
Vs	23V
V <sub>RELEASE</sub>	10.2V

The detaile d application schematic is shown in Figure 6. T he typical performance and cir cuit waveforms have been shown in the Typical Performance Characteristics sect ion. For more device applications, p lease refer to the relate d Evaluation Board Datasheets.







Figure 6 – MP201 Application Circuit



### **PACKAGE INFORMATION**



**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS w ill not assume any legal responsibility for any said applications.