


AM1421P

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low r_{DS(on)} provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe SC70-6 saves board space
- Fast switching speed
- High performance trench technology

PRODUCTSUMMARY			
V _{DS} (V)	r _{DS(on)} (OHM)	I _D (A)	
-20	$0.079 @V_{CS} = -4.5V$	-3.7	
	$0.110 @V_{CS} = -2.5V$	-3.1	



ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V_{DS}	-20	W	
Gate-Source Voltage		V_{cs}	±8	*	
	T _A =25°C	т	-3.7		
Continuous Drain Current ^a	T _A =25°C	I_{D}	-3.0	Α	
Pulsed Drain Current ^b		I_{DM}	-10		
Continuous Source Current (Diode Conduction) ^a		I_S	±1.4	Α	
D a	T _A =25°C	D	1.56	W	
Power Dissipation ^a	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	\mathbf{r}_{D}	0.81	W	
Operating Junction and Storage Temperature Range	· · · · ·	T _J , T _{stg}	-55 to 150	°C	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Maximum	Units		
N	$t \le 5 \sec$	D	80	°C/W		
Maximum Junction-to-Ambient ^a	Steady-State	R_{THJA}	125			

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature



AM1421P

Daysans 40	Gd-1		Limits			TT •4	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Cate-Threshold Voltage	VGS(th)	$V_{DS} = V_{GS}$, $I_D = -250 \text{uA}$	-0.4			V	
Cate-Body Leakage	Igss	$V_{DS} = 0 V, V_{CS} = \pm 8 V$			±100	nA	
Zono Coto Valta do Proin Gurrout	I	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	uA	
Zero Cate Voltage Drain Current	IDSS	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^{\circ}\text{C}$			-10	uA	
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-5			A	
A		$V_{GS} = -4.5 \text{ V, } I_D = -3.7 \text{ A}$			7 9	mΩ	
Drain-Source On-Resistance ^A	fDS(on)	$V_{GS} = -2.5 \text{ V, I}_{D} = -3.1 \text{ A}$			110		
Forward Tranconductance ^A	gs	V _{DS} =-5 V, I _D =-1.25 A		9		S	
Diode Forward Voltage	Vsd	$I_S = -0.46 A, V_{GS} = 0 V$		-0.65		V	
Dynamic ^b							
Total Gate Charge	Qg	V 10V/V 45V/		7.2		пС	
Cate-Source Charge	Q_{gs}	V_{DS} =-10 V, V_{GS} =-4.5 V, ID=-3.7 A		1.7			
Gate-Drain Charge	Q_{gd}	ID3./A		1.5			
Turn-On Delay Time	t _{d(on)}			10			
Rise Time	t r	$V_{DD} = -10 \text{ V}, I_L = -1 \text{ A},$		9			
Tum-Off Delay Time	td(off)	$V_{GEN}=-4.5 V, R_G=6 \Omega$		27		ns	
Fall-Time	tf			11			

Notes

- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.
- c. Repetitive rating, pulse width limited by junction temperature.