



MOTOROLA

MC14512B

8-CHANNEL DATA SELECTOR


The MC14512B is an 8-channel data selector constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This data selector finds primary application in signal multiplexing functions. It may also be used for data routing, digital signal switching, signal gating, and number sequence generation.

- Diode Protection on All Inputs
- Single Supply Operation
- 3-State Output (Logic "1", Logic "0", High Impedance)
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range

CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)

8-CHANNEL DATA SELECTOR



L SUFFIX
CERAMIC PACKAGE
CASE 620

P SUFFIX
PLASTIC PACKAGE
CASE 648

ORDERING INFORMATION

A Series: -55°C to +125°C
MC14XXXBAL (Ceramic Package Only)


C Series: -40°C to +85°C
MC14XXXBCP (Plastic Package)
MC14XXXBCL (Ceramic Package)

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
i_{in}, i_{out}	Input or Output Current (DC or Transient), per Pin	±10	mA
P_D	Power Dissipation, per Package†	500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating: Plastic "P" Package: -12mW/°C from 65°C to 85°C
Ceramic "L" Package: -12mW/°C from 100°C to 125°C

PIN ASSIGNMENT



TRUTH TABLE

C	B	A	INHIBIT	DISABLE	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	X3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
X	X	X	1	0	0
X	X	X	X	1	High Impedance

X = Don't Care

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14512B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit		
			Min	Max	Min	Typ #	Max	Min	Max			
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc	
			10	—	0.05	—	0	0.05	—	0.05		
			15	—	0.05	—	0	0.05	—	0.05		
	V _{in} = 0 or V _{DD}	"1" Level	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
				10	9.95	—	9.95	10	—	9.95	—	
				15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V _O = 4.5 or 0.5 Vcc) (V _O = 9.0 or 1.0 Vcc) (V _O = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc	
			10	—	3.0	—	4.50	3.0	—	3.0		
			15	—	4.0	—	6.75	4.0	—	4.0		
	"1" Level	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc	
			10	7.0	—	7.0	5.50	—	7.0	—		
			15	11.0	—	11.0	8.25	—	11.0	—		
Output Drive Current (AL Device) (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Source	I _{OH}	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mA _{dc}	
			5.0	-0.64	—	-0.51	-0.88	—	-0.36	—		
			10	-1.6	—	-1.3	-2.25	—	-0.9	—		
	Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mA _{dc}	
			10	1.6	—	1.3	2.25	—	0.9	—		
			15	4.2	—	3.4	8.8	—	2.4	—		
Output Drive Current (CL/CP Device) (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Source	I _{OH}	5.0	-2.5	—	-2.1	-4.2	—	-1.7	—	mA _{dc}	
			5.0	-0.52	—	-0.44	-0.88	—	-0.36	—		
			10	-1.3	—	-1.1	-2.25	—	-0.9	—		
	Sink	I _{OL}	5.0	0.52	—	0.44	0.88	—	0.36	—	mA _{dc}	
			10	1.3	—	1.1	2.25	—	0.9	—		
			15	3.6	—	3.0	8.8	—	2.4	—		
Input Current (AL Device)	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μA _{dc}		
Input Current (CL/CP Device)	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μA _{dc}		
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF		
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	—	5.0	—	0.005	5.0	—	150	μA _{dc}		
		10	—	10	—	0.010	10	—	300			
		15	—	20	—	0.015	20	—	600			
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	—	20	—	0.005	20	—	150	μA _{dc}		
		10	—	40	—	0.010	40	—	300			
		15	—	80	—	0.015	80	—	600			
Total Supply Current** (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (0.8 μA/kHz) f + I _{DD}							μA _{dc}		
		10	I _T = (1.6 μA/kHz) f + I _{DD}									
		15	I _T = (2.4 μA/kHz) f + I _{DD}									
Three-State Leakage Current (AL Device)	I _{TL}	15	—	±0.1	—	±0.00001	±0.1	—	±3.0	μA _{dc}		
Three-State Leakage Current (CL/CP Device)	I _{TL}	15	—	±1.0	—	±0.00001	±1.0	—	±7.5	μA _{dc}		

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device.
T_{high} = +125°C for AL Device, +85°C for CL/CP Device.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V f k$$

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.

**The formulas given are for the typical characteristics only at 25°C.

MC14512B

SWITCHING CHARACTERISTICS (C_L = 50 pF, T_A = 25°C. See Figure 1)

Characteristic	Symbol	V _{DD}	All Types		Unit
			Typ #	Max	
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	t _{TLH} , t _{THL}	5.0 10 15	100 50 40	200 100 80	ns
Propagation Delay Time (Figure 2) Inhibit, Control, or Data to Z	t _{PLH}	5.0 10 15	330 125 85	650 250 170	ns
Propagation Delay Time (Figure 2) Inhibit, Control, or Data to Z	t _{PHL}	5.0 10 15	330 125 85	650 250 170	ns
3-State Output Delay Times (Figure 3) "1" or "0" to High Z, and High Z to "1" or "0"	t _{PHZ} , t _{PLZ} , t _{PZH} , t _{PZL}	5.0 10 15	60 35 30	150 100 75	ns

*The formulas given are for the typical characteristics only at 25°C

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance

FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM






FIGURE 2 – AC TEST CIRCUIT AND WAVEFORMS



MC14512B

FIGURE 3 - 3-STATE AC TEST CIRCUIT AND WAVEFORM



LOGIC DIAGRAM

