



**MOTOROLA**

**MC14068B**  
See Page 6-5

**MC14069UB**

**CMOS SSI**  
(LOW-POWER COMPLEMENTARY MOS)  
**HEX INVERTER**

**HEX INVERTER**


The MC14069UB hex inverter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These inverters find primary use where low power dissipation and/or high noise immunity is desired. Each of the six inverters is a single stage to minimize propagation delays.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacement for CD4069UB
- Meets JEDEC UB Specifications

**MAXIMUM RATINGS\*** (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.  
†Temperature Derating: Plastic "P" Package - 12mW/°C from 65°C to 85°C  
Ceramic "L" Package - 12mW/°C from 100°C to 125°C



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 632




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 646

**ORDERING INFORMATION**

A Series -55°C to +125°C  
MC14XXXUBAL (Ceramic Package Only)

C Series -40°C to +85°C  
MC14XXXUBCP (Plastic Package)  
MC14XXXUBCL (Ceramic Package)

6



# MC14069UB

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage "0" Level V <sub>in</sub> = V <sub>DD</sub>  "1" Level V <sub>in</sub> = 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V <sub>O</sub> = 4.5 Vdc) (V <sub>O</sub> = 9.0 Vdc) (V <sub>O</sub> = 13.5 Vdc)  (V <sub>O</sub> = 0.5 Vdc) (V <sub>O</sub> = 1.0 Vdc) (V <sub>O</sub> = 1.5 Vdc)	"0" Level V <sub>IL</sub>	5.0	—	1.0	—	2.25	1.0	—	1.0	Vdc
		10	—	2.0	—	4.50	2.0	—	2.0	
		15	—	2.5	—	6.75	2.5	—	2.5	
	"1" Level V <sub>IH</sub>	5.0	4.0	—	4.0	2.75	—	4.0	—	Vdc
		10	8.0	—	8.0	5.50	—	8.0	—	
		15	12.5	—	12.5	8.25	—	12.5	—	
Output Drive Current (AL Device) (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Source I <sub>OH</sub>	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		10	-0.64	—	-0.51	-0.88	—	-0.36	—	
		15	-1.6	—	-1.3	-2.25	—	-0.9	—	
	Sink I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
		10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—	
Output Drive Current (CL/CP Device) (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Source I <sub>OH</sub>	5.0	-2.5	—	-2.1	-4.2	—	-1.7	—	mAdc
		10	-0.52	—	-0.44	-0.88	—	-0.36	—	
		15	-1.3	—	-1.1	-2.25	—	-0.9	—	
	Sink I <sub>OL</sub>	5.0	0.52	—	0.44	0.88	—	0.36	—	mAdc
		10	1.3	—	1.1	2.25	—	0.9	—	
		15	3.6	—	3.0	8.8	—	2.4	—	
Input Current (AL Device)	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Current (CL/CP Device)	I <sub>in</sub>	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (AL Device) (Per Package)	I <sub>DD</sub>	5.0	—	0.25	—	0.0005	0.25	—	7.5	μAdc
		10	—	0.50	—	0.0010	0.50	—	15	
		15	—	1.00	—	0.0015	1.00	—	30	
Quiescent Current (CL/CP Device) (Per Package)	I <sub>DD</sub>	5.0	—	1.0	—	0.0005	1.0	—	7.5	μAdc
		10	—	2.0	—	0.0010	2.0	—	15	
		15	—	4.0	—	0.0015	4.0	—	30	
Total Supply Current***† (Dynamic plus Quiescent, Per Gate) (C <sub>L</sub> = 50 pF)	I <sub>T</sub>	5.0	—	—	—	I <sub>T</sub> = (0.3 μA/kHz) f + I <sub>DD</sub> /6 I <sub>T</sub> = (0.6 μA/kHz) f + I <sub>DD</sub> /6 I <sub>T</sub> = (0.9 μA/kHz) f + I <sub>DD</sub> /6	—	—	—	μAdc
Output Rise and Fall Times** (C <sub>L</sub> = 50 pF) †T <sub>TLH</sub> , †T <sub>THL</sub> = (1.35 ns/pF) C <sub>L</sub> + 33 ns ‡T <sub>TLH</sub> , ‡T <sub>THL</sub> = (0.60 ns/pF) C <sub>L</sub> + 20 ns §T <sub>TLH</sub> , §T <sub>THL</sub> = (0.40 ns/pF) C <sub>L</sub> + 20 ns	†T <sub>TLH</sub> , ‡T <sub>THL</sub>	5.0	—	—	—	100	200	—	—	ns
		10	—	—	—	50	100	—	—	
		15	—	—	—	40	80	—	—	
		—	—	—	—	—	—	—	—	
Propagation Delay Times** (C <sub>L</sub> = 50 pF) †P <sub>PLH</sub> , †P <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 20 ns ‡P <sub>PLH</sub> , ‡P <sub>PHL</sub> = (0.36 ns/pF) C <sub>L</sub> + 22 ns §P <sub>PLH</sub> , §P <sub>PHL</sub> = (0.26 ns/pF) C <sub>L</sub> + 17 ns	†P <sub>PLH</sub> , ‡P <sub>PHL</sub>	5.0	—	—	—	65	125	—	—	ns
		10	—	—	—	40	75	—	—	
		15	—	—	—	30	55	—	—	
		—	—	—	—	—	—	—	—	

\*T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.

\*T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V/k$$

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.002.

\*\*The formulas given are for the typical characteristics only at 25°C.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>Out</sub> should be constrained

to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>Out</sub>) ≤ V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.