

# **Self Recovering Watchdog**

#### **Features**

- Self recovering watchdog function: reset goes active after the 1st timeout period, reset goes inactive again after the 2nd timeout period, repeated active reset signal until the system recovers
- Standard timeout period and power-on reset time (100ms), externally programmable if required
- Unregulated DC monitoring (V<sub>IN</sub>) with 3 standard or programmable trigger voltages for: power-on reset initialization, advanced power-fail warning (SAVE), reset at power-down (RES)
- Regulated DC monitoring (V<sub>DD</sub>): power-on reset initialization enabled only if V<sub>DD</sub> ≥ 3.5V
- Internal voltage reference
- Works down to 1.6V supply voltage
- Push-pull or Open drain outputs
- Low current consumption
- Available for normal and extended temperature ranges
- DIP8 and SO8 package


### Description

The H 6060 is a monolithic low-power CMOS device combining a programmable timer and a series of voltage comparators on the same chip. The device is specially suited for watchdog functions such as microprocessor and supply voltage monitoring. If the µP system malfunctions, the watchdog will recover it by issuing repeated active reset signals. The voltage monitoring part provides double security by combining both the unregulated voltage (V<sub>IN</sub>) and the regulated voltage (V<sub>DD</sub>) monitoring simultaneously. The H 6060 initializes the power-on reset after V<sub>IN</sub> reaches V<sub>SH</sub> (see table 4) and V<sub>DD</sub> rises above 3.5V. If V<sub>IN</sub> drops below V<sub>SI</sub> (see table 4), the H 6060 gives an advanced warning signal for register saving and if the voltage drops further below Ver (see table 4), RES and RES go active. The H 6060 functions at any supply voltage down to 1.6V and is therefore particularly suited for start-up and shut-down control of microprocessor systems.


## **Applications**

- Microprocessor and microcontroller systems
- Point of sales equipment
- Telecom products
- Automotive subsystems

### **Typical Operating Configuration**



### **Pin Assignment**





### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions
Voltage Vpp to Vss	V <sub>DO</sub>	-0.3 to +8V
Voltage at any pin to V <sub>ss</sub>	V <sub>MIN</sub>	-0.3
Voltage at any piń to V <sub>DD</sub> (except V <sub>IN</sub> )	V <sub>MAX</sub>	+0.3
Voltage at V <sub>IN</sub> to V <sub>SS</sub>	VINMAX	+15V
Current at any output	MAX	±10mA
Storage temperature	T <sub>STO</sub>	~65+150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

## **Handling Procedures**

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

### **Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature					
Industrial	TAI	-40	Ì	+85	l °C i
Extended	TAX	-40	1	+125	°C
Supply voltage	V <sub>DD</sub>	1.6		5.5	V
Comparator input voltage					'
Version 13, 14, 15, 16	V <sub>IN</sub>	0		$V_{DD}$	V
Version 11, 12	V <sub>IN</sub>	0	1	12	V
RC-oscillator programm-					ľ
ing (see Fig. 15)	ĺ				ſ
External capacitance*	C1			1	μF
External resistance	R1	10			kΩ

\* Leakage < 1μA

Table 2

#### **Electrical Characteristics**

 $V_{DO} = 5.0 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C}$  (-40 to +125°C for extended temperature range version), unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
V <sub>DD</sub> activation threshold	V <sub>ON</sub>	T <sub>A</sub> = 25°C	3		3.5	V
V <sub>DO</sub> deactivation threshold	V <sub>OFF</sub>	T <sub>A</sub> = 25°C		V <sub>ON</sub> -0.3		v
Supply current	I <sub>DD</sub>	RC open, TCL at V <sub>DD</sub> or V <sub>SS</sub>		80	140	μΑ
Input V <sub>IN</sub> , TCL						
Leakage current	1 <sub>iP</sub>	$V_{SS} \leq V_{IP} \leq V_{DD};$		1		
-		T <sub>A</sub> = 85°C		0.005	1	μΑ
Input current on pin V <sub>IN</sub>	I <sub>IN</sub>	Versions 11, 12; V <sub>IN</sub> = 10V		100	180	μΑ
TCL input low level	ViL	1			0.8	l v
TCL input high level	V <sub>IH</sub>		2.4			V
SAVE, RES, RES outputs				1		[
Leakage current	loux	Versions 11, 13, 15;				
-	1	$V_{OUT} = V_{DD}$		0.05	1	μΑ
Drive currents (all versions)	loL	$V_{OI} = 0.4V$	3.2	1 8 1		mA
•	loc	$V_{DD} = 3.5V; V_{DI} = 0.4V$	2	1		mA.
	loc	$V_{DD} = 1.6V; V_{OL} = 0.4V$	80	1		μA
Drive currents	I <sub>OH</sub>	V <sub>OH</sub> = 4.0V	3.2	1 8 1		mA
(versions 12, 14, 16)1)	I <sub>OH</sub>	$V_{DD} = 3.5V; V_{OH} = 2.8V$	2			mA
•	I <sub>OH</sub>	$V_{DD} = 1.6V; V_{OH} = 1.2V$	80	1		μΑ

<sup>1)</sup> Versions: 11, 13, 15 = open drain outputs; 12, 14, 16 = push-pull outputs

Table 3

Table 4

#### V<sub>IN</sub> Surveillance

Voltage thresholds at  $T_A = 25^{\circ}C$ 

Version 1)	Comparator	input Resistance	Thresholds		ids	Threshold	Ratio
	Reference	on V <sub>IN</sub> (R <sub>VIN</sub> )	V <sub>SH</sub>	V <sub>SL</sub>	V <sub>RL</sub>	Tolerance	Tolerance 3)
11,12	V <sub>DD</sub>	100kΩ	9.00	8.00	7.00 <sup>2)</sup>	± 5%	± 2%
13, 14	V <sub>DD</sub>	$\sim$ 100M $\Omega$	2.25	2.00	$1.75^{2)}$	± 5%	± 2%
15, 16	Band-gap reference	$\sim$ 100M $\Omega$	2.00	1.95	1.90	±10%	± 2%

<sup>1)</sup> Versions: 11, 13, 15 = open drain outputs; 12, 14, 16 = push-pull outputs

at V<sub>nn</sub> = 5V

<sup>3)</sup> Threshold ratio tolerance is defined as the tolerance of V<sub>SH</sub>/V<sub>SL</sub> and V<sub>SL</sub>/V<sub>RL</sub>.



## **Timing Characteristics**


 $V_{DD} = 5.0 \text{ V}, T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$  ( $-40 \text{ to } +125 ^{\circ}\text{C}$  for extended temperature range version), unless otherwise specified

Parameter	Symbol Test Conditions		Min.	Тур.	Max.	Units
Propagation delays		·				
TCL to output pins	TDIDO			250	500	ns
V <sub>IN</sub> to output pins	TAIDO	Excluding debounce time T <sub>DB</sub>		4	10	μS
Logic transition times on all output pins	T <sub>TR</sub>	Load 10kΩ, 100pF		30	100	ns
Timeout period	Tτο	RC open, unshielded, T <sub>4</sub> = 25°C	60	100	160	ms
•	τ <sub>το</sub>	RC open, unshielded (not tested)	45		200	ms
T <sub>TCL</sub> input pulse width	TTCL		150			ns
Power-on reset debounce	TDB			T <sub>TO</sub> /64		ms
V <sub>IN</sub> low pulse	TVINL	Where debounce time T <sub>DB</sub>				
		is guaranteed	10			μS


Table 5

## **Timing Waveforms**

## Voltage reaction: V<sub>DD</sub> Monitoring




### Voltage Reaction: VIN Monitoring







#### **Timer Reaction**



#### **Combined Voltage and Timer Reaction**



## **Block Diagram**





#### **Pin Description**

Pin	Name	Function
1	V <sub>IN</sub>	Voltage sense input
2	TCL	Timer clear input signal
3	RC	RC oscillator tuning input
4	Vss	GND terminal
5	RES	Active low reset output
6	SAVE	Save output
7	RES	Active high reset output
8	V <sub>DD</sub>	Positive supply voltage terminal

Table 6

#### **Functional Description**

#### **Supply Lines**

The circuit is powered through the  $V_{DD}$  and  $V_{SS}$  pins. It monitors both its own  $V_{DD}$  supply and a voltage applied to the  $V_{IN}$  input.

#### **V<sub>DD</sub> Monitoring**

During power-up the  $V_{IN}$  monitoring is disabled and RES, RES and SAVE stay active low as long as  $V_{DD}$  is below  $V_{ON}$  (3.5V). As soon as  $V_{DD}$  reaches the  $V_{ON}$  level, the state of the outputs depend on the watchdog timer and the voltage at  $V_{IN}$  relative to the thresholds (see Fig. 4). If the supply voltage  $V_{DD}$  falls back below  $V_{OFF}$  ( $V_{ON}$  - 0.3V) the watchdog timer and the  $V_{IN}$  monitoring are disabled and the outputs RES, RES and SAVE become active. The  $V_{DD}$  line should be free of voltage spikes.

#### V<sub>IN</sub> Monitoring


The analog voltage comparators compare the voltage applied to VIN (typically connected to the input of the voltage regulator) with the stabilized supply voltage V<sub>DD</sub> (versions 11, 12, 13, 14) or with the bandgap voltage (versions 15, 16) (see Fig. 7). At power-up, when V<sub>DD</sub> reached VON and VIN reaches the VSH level, the SAVE output goes inactive, and the timer starts running, setting RES and RES inactive after the time T<sub>TO</sub> (see Fig. 4). If V<sub>IN</sub> falls below V<sub>SL</sub>, the SAVE output goes active and stays active until VIN rises again above VSH. If VIN falls below the voltage V<sub>RL</sub>, RES and RES will become active and the on-chip timer will stop. When VIN rises again above V<sub>SH</sub>, the timer will initiate a power-up sequence. The RES and RES outputs may however be influenced independently of the voltage V<sub>IN</sub> by the timer action, see section "Combined Voltage and Timer Action". Monitoring the rough DC side of the regulator, as shown in Fig. 12, is the only way to have advanced warning of powerdown. Spikes on V<sub>IN</sub> should be filtered if they are likely to exceed the value (V<sub>SL</sub> - V<sub>RL</sub>).

The combination of  $\overline{V}_{IN}$  and  $V_{DD}$  monitoring provide high system security: if  $V_{IN}$  rises much faster than  $V_{DD}$ , then the device starts the power-on sequence only when  $V_{DD}$  reached  $V_{ON}$  (Fig. 11). Short circuits on the regulated supply voltage can be detected.


#### Voltage Thresholds on VIN

The H 6060 is available with 3 different sets of thresholds:


**Version 11, 12:** have an internal voltage divider for direct monitoring of the unregulated voltage without external components.



**Version 13, 14:** monitor the unregulated voltage and are ideal for programming of the V<sub>IN</sub> voltage thresholds. Fixed resistor values can be used for programming.



**Version 15, 16:** monitor the regulated voltage. They are suited to applications where the unregulated voltage is not available. (The tolerance is  $\pm$  10%, see table 4. For tighter tolerances, trimming can be used, see fig. 10).





Monitoring of the unregulated voltage requires versions 11, 12, 13 and 14. These versions are based on the principle that  $V_{0D}$  rises with  $V_{\text{IN}}$  on power-up and  $V_{0D}$  holds up for a certain time after  $V_{\text{IN}}$  starts dropping on power-down. The versions 11 and 12 have a 100k $\Omega$  nominal resistance from  $V_{\text{IN}}$  to  $V_{\text{SS}}$  (internal voltage divider). The versions 13, 14, 15 and 16 have high impedance  $V_{\text{IN}}$  inputs (see fig. 7 and table 4) for external threshold voltage programming by a voltage divider on pin  $V_{\text{IN}}$ . The levels obtained are proportional to the internal levels  $V_{\text{SH}}$ .  $V_{\text{SL}}$  and  $V_{\text{RL}}$  on the chip itself (see Electrical Specifications).

#### **Timer Programming**

With pin RC unconnected, the on-chip RC oscillator together with its divider chain give a timeout  $T_{TO}$  of typically 100ms. To program different  $T_{TO}$ , an approximation for calculating component values is given by the formula:

$$T_{TO} = \begin{bmatrix} 0.75 + \frac{(32 + C_1) \cdot 2}{5.5 + \frac{V_{DD} - 1}{R_1}} \end{bmatrix} \cdot 8.192$$

 $R_{1\,\text{min.}}=10\,\text{k}\Omega,\,C_{1\,\text{max.}}=1~\mu\text{F}$  If  $R_{1}$  is in  $M\Omega$  and  $C_{1}$  in pF,  $T_{TO}$  will be in ms.

A resistor decreases and a capacitor increases the interval to timeout. Excellent temperature stability of  $T_{TO}$  can be achieved by using external components. A precise square wave of period 2 x  $T_{TO}$  is generated at the output RES and RES when TCL is tied to either  $V_{DD}$  or  $V_{SS}$ . The oscillator and watchdog timer start running when both  $V_{IN}$  is greater than  $V_{SH}$  (see fig. 6) and  $V_{DD}$  is greater than  $V_{ON}$  (see fig. 3).

They will remain running while both  $V_{\text{IN}}$  is greater than  $V_{\text{RL}}$  and  $V_{\text{DD}}$  is greater than  $V_{\text{OFF}}$  (see fig. 3).

#### Timer Clearing and RES/RES Action


A negative edge or a negative pulse at the TCL input for longer than 150ns will reset the timer and set RES and RES inactive. If a further TCL signal edge or pulse is applied before  $T_{TO}$  timeout, RES and RES will remain inactive and the timer will again be reset to zero (see fig. 5). If no TCL signal is applied before the  $T_{TO}$  timeout, RES and RES will start to generate square waves of period 2 x  $T_{TO}$  starting with the inactive state. The watchdog will remain in this state until the next TCL signal appears, or until a fresh power-up sequence.

#### **Combined Voltage and Timer Action**

The combination of voltage and timer actions is illustrated by the sequence of events shown in fig. 6. One timeout period after  $V_{\rm IN}$  reaches  $V_{\rm SH}$ , during power-up, RES and RES go inactive. A TCL pulse will have no effect until this power-on reset delay is completed. After completing the power-up sequence the watchdog timer starts acting. If no TCL pulse occurs, RES and RES go active after one timeout period  $T_{\rm TC}$ . After each subsequent timeout period, without a timer clear pulse at TCL, RES and RES change polarity providing square wave signals. A TCL pulse clears the watchdog timer and causes RES and RES to go inactive. A voltage drop below the  $V_{\rm RL}$  level overrides the timer and immediately forces RES, RES and SAVE active. Any further TCL pulse has no effect until the next power-up sequence is completed.


## **Typical Applications**

#### Microprocessor Watchdog with Power-On Reset and Voltage Monitor







### Voltage Monitor with Spike Suppression



#### Watchdog and Power-On Reset




#### **External Programming of RC Oscillator**






## **Package and Ordering Information**

#### **Dimensions of DIP8 Package**



### **Dimensions of SO8 Package**



#### **Ordering Information**

H 6060 nn 8S

Industrial temperature range (-40 to +85°C)

Type<sup>1)</sup> Package H 6060 nn 8P DIP8

SO8 Extended temperature range (-40 to +125°C)

Type<sup>1)</sup> Package H6060 nn X8P DIP8\* H6060 nn X8S SO8\*

1) nn stands for the versions 11\*, 12\*, 13\*, 14, 15, 16

\* Non-stock items

Chip form on request

The H 6060 standard versions are as shown in the electrical specifications:

	open drain outputs	push-pull outputs
H 6060	11	12
H 6060	13	14
H 6060	15	16

When ordering please specify complete part number.