

M5M5178AP,J,FP-20,-25, -20L,-25L

65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

This is a family of 8192-word by 8-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible.

FEATURES

- Fast access time M5M5178AP,J,FP-20,-25L... 20ns(max)
M5M5178AP,J,FP-25,-25L... 25ns(max)
- Low power dissipation Active 300mW(typ)
Stand-by(-20,25) 5mW(typ)
Stand-by(-20L,25L) 50μW(typ)
- Single + 5V power supply
- Fully static operation : No clocks, no refresh
- Directly TTL compatible : All inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by $\overline{S_1}$, S_2
- \overline{OE} prevents data contention in the I/O bus
- Common data I/O


APPLICATION

High-speed memory systems

FUNCTION

The operation mode of the M5M5178A is determined by a combination of the device control inputs $\overline{S_1}$, S_2 , \overline{W} and \overline{OE} . Each mode is summarized in the function table.(see next page)

A write cycle is executed whenever the low level \overline{W} overlaps with the low level $\overline{S_1}$ and the high level S_2 . The

PIN CONFIGURATION (TOP VIEW)

NC : NO CONNECTION


Outline 28P4Y(P)

28P0J(J)

28P2W-C(FP)

address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \overline{W} , $\overline{S_1}$ or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while $\overline{S_1}$ and S_2 are in an active state ($\overline{S_1} = L$, $S_2 = H$)

BLOCK DIAGRAM

M5M5178AP,J,FP-20,-25,-20L,-25L**65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM**

When setting S_1 at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by S_1 . The power supply current is reduced as low as the stand-by current which is specified as I_{CC2} or I_{CC3} .

FUNCTION TABLE

S_1	S_2	W	\bar{OE}	Mode	DQ	I_{CC}
L	L	X	X	Non selection	High-impedance	Active
H	X	X	X	Non selection	High-impedance	Stand by
L	H	L	X	Write	Din	Active
L	H	H	L	Read	Dout	Active
L	H	H	H		High-impedance	Active

H : VIH L : VIL X : VIH or VIL

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.5 * ~ 7	V
V_I	Input voltage	With respect to GND	-0.5 * ~ $V_{CC} + 0.3$	V
V_O	Output voltage		0 ~ V_{CC}	V
P_D	Power dissipation	$T_a = 25^\circ C$	1000	mW
T_{OPR}	Operating temperature		-10 ~ 85	°C
T_{STG}	Storage temperature		-65 ~ 150	°C

* = -3.5V in case of AC (pulse width $\leq 20\text{ns}$), -0.5V in case of DC**DC ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High input voltage		2.4		$V_{CC}+0.3$	V
V_{IL}	Low input voltage		-0.5*		0.6	V
V_{OH}	High output voltage	$I_{OH} = -4\text{mA}$	2.4			V
V_{OL}	Low output voltage	$I_{OL} = 8\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 10	μA
I_{OZH}	High level output current in off-state	$S_1 = V_{IH}$ or $S_2 = V_{IL}$ or $\bar{OE} = V_{IH}$			10	μA
I_{OZL}	Low level output current in off-state	$V_{I/O} = 0 \sim V_{CC}$			-10	μA
I_{CC1}	Active supply current	$S_1 = V_{IL}$ or $S_2 = V_{IH}$	AC(25MHz)			120
		Output open Other inputs = V_{IH}	DC		60	70
I_{CC2}	Stand by supply current	$S_2 = V_{IL}$, $S_1 = V_{IH}$	AC(25MHz)			30
		Other inputs = $0 \sim V_{CC}$	DC			20
I_{CC3}	Stand by supply current	$S_1 = V_{CC} - 0.2V$	-20, -25			2
		Other inputs $\leq 0.2V$ or $V_{CC} - 0.2V$	-20L, -25L	50	100	μA
C_I	Input capacitance	S_1, S_2, \bar{OE}, W	$V_I = GND$, $V_I = 25\text{mVrms}$, $f = 1\text{MHz}$			7
		$A_0 \sim A_{12}$				6
C_O	Output capacitance	$V_O = GND$, $V_O = 25\text{mVrms}$, $f = 1\text{MHz}$				7
						pF

Note 1. Direction for current flowing into IC is indicated as positive (no mark).

2. C_I, C_O are periodically sampled and are not 100% tested.* = -3.0V in case of AC (pulse width $\leq 20\text{ns}$), -0.5V in case of DC

M5M5178AP,J,FP-20,-25,-20L,-25L**65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM****AC ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**(1) MEASUREMENT CONDITIONS**


- Input pulse levels $V_{IH} = 3V$, $V_{IL} = 0V$
 Input rise and fall time 3ns
 Input timing standard levels $V_{IH} = V_{IL} = 1.5V$
 Output timing reference levels $V_{OH} = V_{OL} = 1.5V$
 Output loads Fig. 1, Fig. 2

**Fig. 1 Output load****Fig. 2 Output load for t_{on} , t_{dis}** **(2) Read cycle**


Symbol	Parameter	Limits				Unit	
		M5M5178A-20, -20L		M5M5178A-25, -25L			
		Min	Max	Min	Max		
t_{CR}	Read cycle time	20	25			ns	
$t_{ar(A)}$	Address access time		20	25	25	ns	
$t_{a(S1)}$	Chip select 1 access time		20	25	25	ns	
$t_{a(S2)}$	Chip select 2 access time		15	18	18	ns	
$t_{ar(OE)}$	Output enable access time		10	12	12	ns	
$t_{va(A)}$	Data valid time after address change	3	3	3	3	ns	
$t_{en(S1)}$	Output enable time after S_1 low	3	3	3	3	ns	
$t_{dis(S1)}$	Output disable time after S_1 high		10	15	15	ns	
$t_{en(S2)}$	Output enable time after S_2 high	2	2	2	2	ns	
$t_{dis(S2)}$	Output disable time after S_2 low		10	15	15	ns	
$t_{en(OE)}$	Output enable time after \bar{OE} low	2	2	2	2	ns	
$t_{dis(OE)}$	Output disable time after \bar{OE} high		10	15	15	ns	
t_{PU}	Power-up time after chip selection	0	0	0	0	ns	
t_{PD}	Power-down time after chip selection		20	25	25	ns	

(3) Write cycle

Symbol	Parameter	Limits				Unit	
		M5M5178A-20, -20L		M5M5178A-25, -25L			
		Min	Max	Min	Max		
t_{CW}	Write cycle time	20	25	20	25	ns	
$t_{su(S1)}$	Chip select 1 set up time	16	20	16	20	ns	
$t_{su(S2)}$	Chip select 2 set up time	12	15	12	15	ns	
$t_{su(A1)}$	Address set up time 1 (W control)	0	0	0	0	ns	
$t_{su(A2)}$	Address set up time 2 (S_1 control)	0	0	0	0	ns	
$t_{su(A3)}$	Address set up time 3 (S_2 control)	0	0	0	0	ns	
$t_w(W)$	Write pulse width	15	18	15	18	ns	
$t_{rec(W)}$	Write recovery time	3	3	3	3	ns	
$t_{su(D)}$	Data set up time	10	12	10	12	ns	
$t_h(D)$	Data hold time	0	0	0	0	ns	
$t_{dis(W)}$	Output disable time after W low		10	12	12	ns	
$t_{en(W)}$	Output enable time after W high	0	0	0	0	ns	
$t_{dis(OE)}$	Output disable time after \bar{OE} high		10	15	15	ns	
$t_{en(OE)}$	Output enable time after \bar{OE} low	2	2	2	2	ns	
$t_{su(A-WH)}$	Address to W high	15	18	15	18	ns	


M5M5178AP,J,FP-20,-25,-20L,-25L**65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM****(4) TIMING DIAGRAMS FOR READ CYCLE****Read cycle 1**

$$\begin{aligned} S_2 &= \bar{W} = H \\ \bar{S}_1 &= \bar{OE} = L \end{aligned}$$

Read cycle 2 (Note 3)



$$\begin{aligned} S_2 &= \bar{W} = H \\ \bar{OE} &= L \end{aligned}$$

Note 3. Addresses valid prior to or coincident with \bar{S}_1 transition low.
 Note 4. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.



Read cycle 3 (Note 5)

$$\begin{aligned} \bar{W} &= H \\ \bar{S}_1 &= \bar{OE} = L \end{aligned}$$

Note 5. Addresses and \bar{S}_1 valid prior to S₂ transition high by [t_{a(A)} - t_{a(S2)}, t_{a(S1)} - t_{a(S2)}].

M5M5178AP,J,FP-20,-20L,-25L**65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM****Read cycle 4 (Note 6)** $S_2 = \overline{W} = H$ $S = L$ Note 6. Addresses and $\overline{S1}$ valid prior to \overline{OE} transition low by [$t_{a(A)} - t_{a(OE)}$, $t_{a(S1)} - t_{a(OE)}$].**(5) TIMING DIAGRAMS FOR WRITE CYCLE****Write cycle 1 (\overline{W} control mode)**

Note 7. Hatching indicates the state is don't care.

M5M5178AP,J,FP-20,-25,-20L,-25L**65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM****Write cycle 2 ($\overline{S_1}$ control mode)****Write cycle 3 (S_2 control mode)**

Note 9. When the falling edge of \overline{W} is simultaneous or prior to the rising edge of S_2 ,
the output is maintained in the high impedance.

10. ten , $tdis$ are periodically sampled and are not 100% tested.

M5M5178AP,J,FP-20,-25,-20L,-25L**65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM****POWER DOWN CHARACTERISTICS** ($T_a = 0\sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit:
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage	$V_{I(\bar{S}T)} \geq V_{CC} - 0.2V$ $V_I \geq V_{CC} - 0.2V$ or $0V \leq V_I \leq 0.2V$	2			V
$V_{I(\bar{S}T)}$	Chip select input voltage		$V_{CC} - 0.2$			V
$t_{SU(PD)}$	Power down setup time	$V_I \geq V_{CC} - 0.2V$ or $0V \leq V_I \leq 0.2V$	0			ns
$t_{RP(PD)}$	Power down recovery time		-20L	20		ns
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3.0V$ $V_{CC} = 5.5V$			50 100	μA

Note 11. This is only M5M5178AP, J, FP-20L, -25L.

TIMING WAVEFORM FOR POWER DOWN