



Le7942B

Sep 19, 2007

Subscriber Line Interface Circuit VE580 Series

A (Legerity. Voice Solution

DISTINCTIVE CHARACTERISTICS

- Programmable constant-current feed
- Receive current gain = 500
- Programmable loop-detect threshold
- Low standby power
- Performs polarity reversal
- Ground-key detector
- Pin for external ground-key noise filter capacitor
- Test relay driver option

- Compatible with Le7942 Device
- Tip Open state for ground-start lines
- -19 V to -58 V battery operation
- Ideal for PBX and KTS applications
- On-chip switching regulator for low-power dissipation

Document ID#

Distribution:


081195

Date: Version:

Public Document

- Can be used with or without the on-chip switching regulator
- On-hook transmission


BLOCK DIAGRAM



ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note: The green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.

Valid Combinations

Green Package

Le7942BDJC

Le7942B-1DJC

Le7942B-2DJC

Non-Green Package

Le7942BJC

Le7942B-1JC


Le7942B-2JC

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military—grade products.

CONNECTION DIAGRAMS

Top View



Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate (QBAT).

PIN DESCRIPTIONS

Pin Names	Type	Description
AGND/DGND	Gnd	Analog and Digital ground.
A (TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B (RING)	Output	Output of B(RING) power amplifier.
C3-C1	Input	Decoder. TTL compatible. C3 is MSB and C1 is LSB.
C4	Input	Test Relay Driver Command. TTL compatible. A logic Low enables the driver.
CAS	Capacitor	Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.
CHCLK	Input	Chopper Clock. Input to switching regulator (TTL compatible). Freq = 256 kHz (typ). (See Note 1).
CHS	Input	Chopper Stabilization. (See Note 1) Connection for external chopper stabilizing components.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3–C1, E1). The output is open-collector with a built-in 15 k Ω pull-up resistor.
E1	Input	Ground-Key Enable. E1 = High connects the ground-key detector to DET. E1 = Low connects the off-hook or ring-trip detector to DET.
GKFIL	_	Connection for external ground-key, noise-filter capacitor. (See Note 2.)
HPA	Capacitor	High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.
HPB	Capacitor	High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.
L	Output (See Note 1)	Switching Regulator Power Transistor. Connection point for filter inductor and anode of Switching Regulator Power Transistor. Connection point for filter inductor and anode of catch diode. Has up to 60 V of pulse waveform on it and must be isolated from sensitive circuits. Keep the diode connections short because of the high currents and high di/dt.
QBAT	Battery	Quiet Battery. (See Note 1). Filtered battery supply for the signal processing circuits.
RD	Resistor	Detector resistor. Detector threshold set and filter pin. May be connected to ground or -5V.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN).
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND. (See Note 3)
RSN	Input	Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 500 x the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node.
TESTOUT	Output	Test Relay Driver. Open collector driver with emitter internally connected to BGND. (See Note 3)
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation.
VBAT	Battery	Battery supply.
VCC	Power	+5 V power supply.
VBREF	Power	Reference voltage. No current on the pin. May be connected to QBAT or -5 V.
VREG	Input	Regulated Voltage. (See Note 1.) Provides negative power supply for power amplifiers. Connection point for inductor, filter capacitor, and chopper stabilization.
VTX	Output	Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

Notes:

- All pins, except CHCLK, connect to VBAT when using SLIC without a switching regulator. CHCLK is connected to AGND/ DGND.
- 2. To prevent noise pickup by the detection circuits when using Ground-Key Detect state (E1 = logical 1), a 3300 pF minimum bypass capacitor is recommended between the GKFIL pin and ground.
- 3. Each relay driver has a zener clamp to BGND.

ABSOLUTE MAXIMUM RATINGS

Storage temperature55°C to +150°C
V_{CC} with respect to AGND/DGND \dots –0.4 V to +7.0 V
V_{EE} with respect to AGND/DGND \ldots +0.4 V to QBAT
V_{BAT} with respect to AGND/DGND +0.4 V to –70 V $$
Note: Rise time of V_{BAT} (dv/dt) must be limited to 27 V/ μ s or less when Q_{BAT} bypass = 0.33 μ F.
BGND with respect to AGND/DGND .+1.0 V to $-3.0~\text{V}$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
Current from A(TIP) or B(RING) ± 150 mA
Voltage on RINGOUT, TESTOUT BGND to + 7 V
Voltage on RINGOUT, TESTOUT (transient)BGND to +10 V
Current through relay drivers 60 mA
Voltage on ring-trip inputs (DA and DB)
Current into ring-trip inputs ±10 mA
Peak current into regulator switch (L pin)
Switcher transient peak off
voltage on L pin +1.0 V
voltage on L pin +1.0 V C4–C1, E1, CHCLK to
voltage on L pin +1.0 V C4–C1, E1, CHCLK to AGND/DGND

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings cancause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient temperature0°C to +70°C
V _{CC} 4.75 V to 5.25 \
V _{EE}
V _{BAT}
AGND/DGND 0 \
BGND with respect to AGND/DGND100 mV to +100 mV
Load Resistance on VTX to ground $\ldots\ldots$ 10 $k\Omega$ min

The Operating Ranges define those limits between which the functionality of the device is guaranteed.

*Legerity guarantees the performance of this device over commercial (0 to 70°C) and industrial (-40 to 85°C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment.

**Can be used without switching regulator components in this range of battery voltages, provided maximum power dissipation specifications are not exceeded.

Package Assembly

The non-green package devices are assembled with industry-standard mold compounds, and the leads possess a tin/lead (Sn/Pb) plating. These packages are compatible with conventional SnPb eutectic solder board assembly processes. The peak soldering temperature should not exceed 225°C during printed circuit board assembly.

The green package devices are assembled with enhanced environmental compatible lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board assembly processes or newer lead-free board assembly processes. The peak soldering temperature should not exceed 245°C during printed circuit board assembly.

Refer to IPC/JEDEC J-Std-020B Table 5-2 for the recommended solder reflow temperature profile

ELECTRICAL CHARACTERISTICS

Description	Test Conditions (See Note 1)	Grade	Min	Тур	Max	Unit	Note
Analog (V _{TX}) output impedance		all	3			Ω	4
Analog (V _{TX}) output offset	0°C to +70°C	-1 -2	-35 -35 -30	_	+35 +35 +30	+35	
	-40°C to +85°C	-1 -2	-40 -40 -35	_	+40 +40 +35	IIIV	4
Analog (RSN) input impedance	300 Hz to 3.4 kHz	all	_	1	20		_
Longitudinal impedance at A or B		all	_	_	35	Ω	_
Overload level	4-wire 2-wire	all	-2.5	_	+2.5	Vpk	2
Transmission Performance, 2-	Wire Impedance (See Test Circu	iit D)	*	•	!		
2-wire return loss	300 to 3400 Hz	all	26	_	_	dB	4, 10
Longitudinal Balance (2-Wire a	and 4-Wire, See Test Circuit C);	R _L = 600 9	Ω	1.		I.	
	200 Hz to 1 kHz normal polarity 0°C to +70°C normal polarity –40°C to +85°C reverse polarity	-1 -2 -2 -2	52 52 63 58 54	_	_		1, 2 1, 2, 4 1, 2
Longitudinal to metallic L-T, L-4	1 kHz to 3.4 kHz normal polarity 0°C to +70°C normal polarity –40°C to +85°C reverse polarity	-1 -2 -2 -2	52 52 58 54 54	_	_	dB	1, 2 1, 2, 4 1, 2
Longitudinal signal generation 4-L	300 Hz to 800 Hz Reverse polarity	-1 -2	40 40 42	_	_		
Longitudinal current capability per wire	Active state OHT state	all	_	28 18	_	mArms	4
Insertion Loss (4- to 2-Wire, Se BAT = -48 V, R _{LDC} = R _{LAC} = 60	ee Test Circuit B) 0 Ω ; BAT = -24 V, R _{LDC} = 300 Ω ,	R _{LAC} = 6	00 Ω				
Gain accuracy	0 dBm, 1 kHz 0°C to +70°C	-1 -2	-0.15 -0.15 -0.10	_	+0.15 +0.15 +0.10		
Gain accuracy	0 dBm, 1 kHz -40°C to +85°C	-1 -2	-0.20 -0.20 -0.15	_	+0.20 +0.20 +0.15	dB	4
Variation with frequency	300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C	-1 -2	-0.15 -0.15 -0.10	_	+0.15 +0.15 +0.10	uв	
variation with nequency	300 Hz to 3400 Hz Relative to 1 kHz -40°C to +85°C	-1 -2	-0.20 -0.20 -0.15	_	+0.20 +0.20 +0.15	0.20 0.20	

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Grade	Min	Тур	Max	Unit	Note
	0°C to +70°C +7 dBm to –55 dBm Reference: –0 dBm	all	-0.10	_	+0.10		
Gain tracking	-40°C to +85°C +7 dBm to -55 dBm Reference: -0 dBm	all	-0.15	_	+0.15	dB	4
	$^{\perp}$ eturn Signal (2- to 4-Wire and 4- 00 Ω ; BAT = –24 V, R _{LDC} = 300 Ω ,			t Circuit	s A and B	3)	
Gain accuracy	0 dBm, 1 kHz 0°C to +70°C	-1 -2	-6.17 -6.17 -6.12	-6.02	-5.87 -5.87 -5.92		3 3 3
Gain accuracy	0 dBm, 1 kHz -40°C to +85°C	-1 -2	-6.22 -6.22 -6.17	-6.02	-5.82 -5.82 -5.87		3, 4 3, 4 3, 4
Variation with frequency	300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C	all	-0.10		+0.10	dB	3
variation with nequency	300 Hz to 3400 Hz Relative to 1 kHz -40°C to +85°C	all	-0.15		+0.15	uБ	3, 4
Gain tracking	0°C to +70°C +3 dBm to –55 dBm Reference: 0 dBm	all	-0.10		+0.10		3
Call tracking	-40°C to +85°C +3 dBm to -55 dBm Reference: 0 dBm	all	-0.15		-0.15		3, 4
Group delay	f = 1 kHz	all		5.3		μS	4, 12
Total Harmonic Distortion (2-1 BAT = -48 V, R _{LDC} = R _{LAC} = 60	to 4-Wire and 4- to 2-Wire, See To 0 Ω	est Circui	its A and	B)			
Harmonic distortion	0 dBm	all		-64	-50	JD.	
300 Hz to 3400 Hz	+7 dBm	all		-55	-40	dB	6
Idle Channel Noise BAT = -48 V, R _{LDC} = R _{LAC} = 60	00 Ω; BAT = –24 V, R _{LDC} = 300 Ω,	R _{LAC} = 6	00 Ω	I	I		1
C-message weighted noise	2-wire, 0°C to +70°C 2-wire, -40°C to +85°C	all		+7	+10 +12	dBmc	4 4
Psophometric weighted noise	2-wire, 0°C to +70°C 2-wire, -40°C to +85°C	all		-83	-80 -78	dBmp	4
Single Frequency Out-of-Band	d Noise (See Test Circuit E)						
Metallic	4 kHz to 9 kHz 9 kHz to 1 MHz 256 kHz and harmonics**	all		-76 -76 -63		dBm	4 4, 5, 8 4, 5
Longitudinal	1 kHz to 15 kHz Above 15 kHz 256 kHz and harmonics**	all		-70 -85 -57	70 85		4 4, 5, 8 4, 5
Note: **Applies only when switching re	egulator is used.						


ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Grade	Min	Тур	Max	Unit	Note
Line Characteristics (See Figu	ires 1a, 1b, 1c)	1	Į.	+	'		#
Short loops, Active state	V_{BAT} = -24 V, R_{LDC} = 300 Ω V_{BAT} = -43 V, R_{LDC} = 600 Ω V_{BAT} = -48 V, R_{LDC} = 600 Ω	all	31.8	34.4	37.0		4, 9 4 —
Long loops, Active state	V_{BAT} = -24 V, R_{LDC} = 640 Ω V_{BAT} = -43 V, R_{LDC} = 1300 Ω V_{BAT} = -48 V, R_{LDC} = 1900 Ω	all	20.0 23.0 18.0			mA	4, 9 4 —
OHT state	$V_{BAT} = -24 \text{ V}, R_{LDC} = 300 \Omega$ $V_{BAT} = -48 \text{ V}, R_{LDC} = 600 \Omega$	all	31.4	34.4	37.4		4, 9
Loop current	Tip Open state, $R_L = 0 \Omega$ Disconnect state, $R_L = 0 \Omega$	all			1.0		
I _L LIM (I _{Tip} and I _{Ring})	Tip and ring shorted to GND	all		70	120		
Power Dissipation Battery, No	rmal Loop Polarity			•			
On-hook Open Circuit state	V_{BAT} = -24 V, w/o switching reg. V_{BAT} = -48 V, with switching reg.	all		30 35	75 100		9
On-hook OHT state	V_{BAT} = -24 V, w/o switching reg. V_{BAT} = -48 V, with switching reg.	all		80 130	225		9
On-hook Active state	V_{BAT} = -24 V, w/o switching reg. V_{BAT} = -48 V, with switching reg.	all		80 130	225 300	mW	9
Off-hook OHT state $R_L = 50 \Omega$	V_{BAT} = -24 V, w/o switching reg. V_{BAT} = -48 V, with switching reg.	all		500 400	950 750		9
Off-hook Active state $R_L = 50 \Omega$	V_{BAT} = -24 V, w/o switching reg. V_{BAT} = -48 V, with switching reg.	all		800 450	1100 1000		9
Supply Currents, Battery = -2	4 V or –48 V	1					
V _{CC} on-hook supply current	Open Circuit state OHT state Active state	all		2.5 4.5 4.5	4.5 10.0 12.0		
V _{BREF} on-hook supply current	Open Circuit state OHT state Active state	all		0 0 0		mA	9
V _{BAT} on-hook supply current	Open Circuit state OHT state Active state	all		0.6 2.3 2.3	1.0 5.0 6.0		
Power Supply Rejection Ratio	(V _{RIPPLE} = 50 mVrms)						
V _{CC}	50 Hz to 3.4 kHz 3.4 kHz to 50 kHz	all	25 22	45 35		I.D.	
V_{BAT}	50 Hz to 3.4 kHz 3.4 kHz to 50 kHz	all	27 20	45 40		dB	6
Effective int. resistance	CAS to GND	all	85	170	255	kΩ	4
Off-Hook Detector		1	•				
Current threshold	I_{DET} = 365/ R_D If R_D to gnd I_{DET} = 1825/ R_D If R_D to -5V	all	-20		+20	%	

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Grade	Min	Тур	Max	Unit	Note
Ground-Key Detector Thresho	olds, Active State	'		+	'		
Ground-key resistance threshold	$V_{BAT} = -24 \text{ V, B(RING)}$ to GND $V_{BAT} = -48 \text{ V, B(RING)}$ to GND	all	1.0 2.0	2.2 5.0	4.5 10.0	kΩ	9
Ground-key current threshold	B(RING) to GND Midpoint to GND	all		9		mA	7
Effective internal resistance	GKFIL to AGND/DGND	all	18	36	54	kΩ	4
Ring-Trip Detector Input					,		*
Bias current		all	- 5	-0.05		μΑ	
Offset voltage	Source resistance = 0 to 2 $M\Omega$	all	– 50	0	+50	mV	11
Logic Inputs (C4–C1, E1, and	CHCLK)						
Input High voltage		all	2.0			V	
Input Low voltage		all			8.0	V	
Input High current	All inputs except E1	all	– 75		40	μА	
Input High current	Input E1	all	- 75		45	μΑ	
Input Low current		all	-0.4			mA	
Logic Output (DET)							
Output Low voltage	I _{OUT} = 0.3 mA	all			0.4	V	
Output High voltage	I _{OUT} = -0.1 mA	all	2.4			V	
Relay Driver Outputs (RINGO	UT, TESTOUT)						
On voltage	25 mA sink	all		0.3	+1.5	V	
Off leakage	V _{OH} = 5 V	all			100	μА	
Zener break-over	I _L = 100 μA	all	6	7.2		V	
Zener on voltage	I _L = 30 mA	all		8		V	

RELAY DRIVER SCHEMATICS




SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Temperature Range	Min	Тур	Max	Unit	Note
tgkde	E1 Low to DET High (E0 = 1)	Ground-Key Detect state R _I open, R _G connected	0°C to +70°C -40°C to +85°C			3.8 4.0		
	E1 Low to DET Low (E0 = 1)	(See Figure H)	0°C to +70°C -40°C to +85°C			1.1 1.6	แS	4
tshde	E1 High to $\overline{\text{DET}}$ Low (E0 = 1)	Switchhook Detect state $R_L = 600 \Omega$, R_G open	0°C to +70°C -40°C to +85°C			1.2 1.7	μο	7
	E1 High to DET High (E0 = 1)	(See Figure G)	0°C to +70°C -40°C to +85°C			3.8 4.0		

SWITCHING WAVEFORMS

E1 to DET




Note:

All delays measured at 1.4 V levels.

15474A-003

Notes:

- 1. Unless otherwise noted, test conditions are BAT = -48 V, V_{CC} = +5 V, R_L = 600 Ω , C_{HP} = 0.33 μ F, R_{DC1} = R_{DC2} = 9.09 $k\Omega$, C_{DC} = 0.39 μ F, R_D = 35.4 $k\Omega$ when R_D is connected to ground and R_D = 177 $k\Omega$ when Rd is connected to -5V. C_{CAS} = 0.47 μ F, no fuse resistors, R_T = 150 $k\Omega$, and R_{RX} = 150 $k\Omega$. Switching regulator components: L = 1 mH, C_{FIL} = 0.47 μ F (see Application Circuit).
- 2. Overload level is defined when THD = 1%.
- 3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. For frequencies below 12 kHz, these tests are performed with a longitudinal impedance of 90 Ω and metallic impedance of 300 Ω . For frequencies greater than 12 kHz, a longitudinal impedance of 90 Ω and a metallic impedance of 135 Ω is used. These tests are extremely sensitive to circuit board layout. Please refer to application notes for details.
- 6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 7. "Midpoint" is defined as the connection point between two 300 Ω series resistors connected between A(TIP) and B(RING).
- 8. Fundamental and harmonics from 256 kHz switch regulator chopper are not included.
- 9. For –24 V battery, switching regulator is disabled. L, CHS, and VREG pins connected to VBAT pin; CHCLK pin connected to AGND/DGND.
- 10. Assumes the following Z_T network:



- 11. Tested with 0Ω source impedance. 2 M Ω is specified for system design purposes only.
- 12. Group delay can be considerably reduced by using a Z_T network such as that shown in Note 10 above. The network reduces the group delay to less than 2 μs. The effect of group delay on linecard performance may be compensated for by using the QSLAC™ or DSLAC™ device.

					DET Output		
State	C3	C2	C1	Two-Wire Status	E1 = 0	E1 = 1	
0	0	0	0	Open Circuit	Ring trip	Ring trip	
1	0	0	1	Ringing	Ring trip	Ring trip	
2	0	1	0	Active	Loop detector	Ground key	
3	0	1	1	On-Hook TX (OHT)	Loop detector	Ground key	
4	1	0	0	Tip Open	Loop detector	_	
5	1	0	1	Reserved	Loop detector	_	
6	1	1	0	Active Polarity Reversal	Loop detector	Ground key	
7	1	1	1	OHT Polarity Reversal	Loop detector	Ground key	

Table 1. SLIC Device Decoding

Table 2. User-Programmable Components

RSN must be taken into account.


Table 2. User-Programmable Components

$Z_{\text{RX}} = \frac{Z_{\text{L}}}{G42_{\text{L}}} \bullet \frac{500Z_{\text{T}}}{Z_{\text{T}} + 250(Z_{\text{L}} + 2R_{\text{F}})}$	Z_{RX} is connected from V_{RX} to the $R_{SN}.\ Z_T$ is defined above, and G_{42L} is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{625}{I_{LOOP}}$	R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region.
$C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} R_{DC2}}$	
$R_{\rm D} = \frac{365}{I_{\rm T}} \qquad \text{If R}_{\rm D} \text{ is connected to ground.}$ $R_{\rm D} = \frac{1825}{I_{\rm T}} \qquad \text{If R}_{\rm D} \text{ is connected to -5V.}$ $C_{\rm D} = \frac{0.5 \text{ ms}}{I_{\rm T}}$	R_D and C_D form a network connected from RD to either ground or –5 V, and I_T is the threshold current between on hook and off hook.
R _D	
$C_{\text{CAS}} = \frac{1}{3.4 \cdot 10^5 \pi f_{\text{c}}}$	C_{CAS} is the regulator filter capacitor, and f_{c} is the desired filter cut-off frequency.

Note:

^{*} R_{FUSE} = 20 – 50 Ω , user selectable.

DC FEED CHARACTERISTICS



$$R_{DC1} + R_{DC2} = R_{DC} = 18.18 \text{ k}\Omega$$

Active state

--- OHT state

Notes:

1. Constant-current region:

Active state:
$$I_L = \frac{625}{R_{DC}}$$


OHT state:
$$I_{L} = \frac{625}{R_{DC}}$$

2. Anti-saturation 2 region:

Active state:


and
$$V_{AB} = |BAT| - 7.9 - I_{L} \left(\frac{R_{DC}}{210}\right)$$
 OHT state:

DC FEED CHARACTERISTICS (continued)



 $R_{DC1} + R_{DC2} = R_{DC} = 18.18 \text{ k}\Omega$

b. Loop Current vs. Load Resistance (Typical)




c. Feed Programming

15474A-004


Figure 1. DC Feed Characteristics

TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal



L-T Long. Bal. = 20 log (V_{AB} / V_{L})

L-4 Long. Bal. = $20 \log (V_{TX} / V_I)$

S2 Closed, S1 Open:

4-L Long. Sig. Gen. = $20 \log (V_L / V_{RX})$


C. Longitudinal Balance

 Z_D is the desired impedance (e.g., the characteristic impedance of the line).


$$R_L = -20 \log (2 V_M / V_S)$$

D. Two-Wire Return Loss Test Circuit


TEST CIRCUITS (continued)




E. Single-Frequency Noise



F. Ground-Key Detection Center Point Test




G. Loop-Detector Switching





 R_G : 2 k Ω at V_{BAT} = -48 V 1 k Ω at V_{BAT} = -24 V

H. Ground-Key Switching

PHYSICAL DIMENSIONS 32-Pin PLCC







NOTES:

32-Pin PLCC										
JEDEC # N	JEDEC # MS-016									
Symbol	Min	Nom	Max							
Α	0.125		0.140							
A1	0.075	0.090	0.095							
D	0.485	0.490	0.495							
D1	0.447	0.450	0.453							
D2		0.205 REF								
E	0.585	0.590	0.595							
E1	0.547	0.550	0.553							
E2	0.255 REF									
θ	0 deg		10 deg							

1	Dimensioning and toleranci	ng conform to ASME Y14,5M-1994.
---	----------------------------	---------------------------------

To be measured at seating plan - C - contact point.

Dimensions "D1" and "E1" do not include mold protrusion.
Allowable mold protrusion is 0.010 inch per side. Dimensions
"D" and "E" include mold mismatch and determined at the parting line; that is "D1" and "E1" are measured at the extreme material condition at the upper or lower parting line.

4 Exact shape of this feature is optional.

Details of pin 1 identifier are optional but must be located within the zone indicated.

6 Sum of DAM bar protrusions to be 0.007 max per lead.

7 Controlling dimension : Inch.

8 Reference document : JEDEC MS-016

32-Pin PLCC

Note:

Packages may have mold tooling markings on the surface. These markings have no impact on the form, fit or function of the device. Markings will vary with the mold tool used in manufacturing.

REVISION HISTORY

Revision A1 to B1

· Page 12, modified ZRX equation.

Revision B1 to C1

- Page 8, Line characteristics, OHT State, V_{BAT} = –24 V, R_{LDC} = 600 Ω to R_{LDC} = 300 Ω .
- Page 8, Power Dissipation, Off-hook OHT state $R_L = 50 \Omega$, $V_{BAT} = -24 V$, w/o switching reg., max 800mW to 950mW.

Revision C1 to D1

Page 8, Line characteristics, I_LLIM (I_{Tip} and I_{Ring}), changed Max value from 105 to 120.

Revision D1 to E1

- · Added green package OPN
- · Added Package Assembly section

Revision E1 to E2

- Enhanced format of package drawing in Physical Dimensions section
- Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007



For more information about all Zarlink products visit our Web Site at:

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo are trademarks, and Legerity, the Legerity logo and combinations thereof are registered trademarks of Zarlink Semiconductor Inc. All other trademarks and registered trademarks are the property of their respective owners.

© 2007 Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE