256K × 16 Bit CMOS Video RAM

FEATURES

- Dual port Architecture 256K × 16 bits RAM port 512 × 16 bits SAM port
- · Performance range:

Parameter	Speed	-6	-70	-80
RAM access	time (trac)	60ns	70ns	80ns
RAM access	time (tcac)	15ns	20ns	20ns
RAM cycle t	ime (tRC)	110ns	130ns	150ns
RAM page	KM4216C257	40ns	45ns	50ns
cycle (tpc)	KM4216V257	40ns	45ns	50ns
SAM access	time(tsca)	15ns	17ns	20ns
SAM cycle t	ime (tscc)	18ns	20ns	25ns
RAM active	KM4216C257	120mA	110mA	100mA
current	KM4216V257	110mA	100mA	90mA
SAM active	KM4216C257	50mA	45mA	40mA
current	KM4216V257	40mA	35mA	30mA

- · Fast Page Mode
- · RAM Read, Write, Read-Modify-Write
- · Serial Read (SR)
- · Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- · 2 CAS Byte/Word Read/Write Operation
- 8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)
- · CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output control
- · All Inputs and Outputs TTL Compatible
- Refresh: 512 Cycle/8ms
- Single + 5V \pm 10% Supply Voltage (KM4216C257)
- Single + 3.3V ± 10% Supply Voltage (KM4216V257)
- Plastic 64-Pin 525 mil SSOP (0.8mm pin pitch)
- Plastic 70-pin 400mil TSOP II(0.65mm pin pitch) (Forward and Reverse Type)
- Device Options
- · Part Marking
- -. Low Power Dissipation
 - Extended CBR Refresh (64ms)
- -. Low Low Power Dissipation
 - Self Refresh (128ms)
- Low Vcc(3.3V) Part Name: KM4216V257

The Samsung KM4216C/V257 is a CMOS 256K \times 16 bit Dual Port DRAM. It consists of a 256K \times 16 dynamic random access memory (RAM) port and 512 \times 16 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

GENERAL DESCRIPTION

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional 256K × 16 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access, 2 CAS Byte/word Read/write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a £192 bit data transfer gate The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM ports using read, and programmable (Stop Register) Split Transfers.


Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V257 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.


All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

P	in Name	Pin Function
SC		Serial Clock
SQo-	SQ ₁₅	Serial Data Output
DT/O	Ē	Data Transfer/Output Enable
CASI	_,	Column Address Strobe
CASI	J	(Lower /Upper)
RAS		Row Address Strobe
WB∧	NE	Write Per Bit/Write Enable
Wo/D	Q0-W15/DQ15	Data Write Mask/Input/Output
SE		Serial Enable
Ao-A	В	Address Inputs
DSF		Special Function Control
Vcc	KM4216C257	Power (+5V)
VCC	KM4216V257	Power (+3.3V)
Vss		Ground
QSF		Special Flag Out
N.C		No Connection




PIN CONFIGURATION (TOP VIEWS)







FUNCTIONAL BLOCK DIAGRAM





FUNCTION TRUTH TABLE

Mnemonic		RAS	7		CAS	Add	ress	D	Qi Input	Reg	ister	
Code	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	Mask	Color	Function
CBRS	0	×	0	1	-	Stop	-	×		-	-	CBR Refresh/ Stop
(Note 1.3)						(Note4)						(No reset)
CBRN	0	×	1	1	-	×	-	×	•	-	-	CBR Refresh
(Note 1)												(No reset)
CBRR	0	×	×	0	-	×	-	×		-	-	CBR Refresh
(Note 1)												(Option reset)
ROR	1	1	×	0	- 1	ROW	-	×		-	-	RAS-only Refresh
RT	1	0	1	0	×	ROW	Тар	×	×	-	-	Read Transfer
SRT	1	0	1	1	×	ROW	Тар	×	×			Split Read Transfer
RWM	1	1	0	0	0	ROW	Col.	WMi	Data	Use	-	Masked write
												(New/Old Mask)
BWM	1	1	0	0	1	ROW	Col.	WMi	Column	Use	Use	Masked Block Write
									Mask			(New/Old Mask)
RW	1	1	1	0	0	ROW	Col.	×	Data	-		Read or Write
					(Note6)							
BW	1	1	1	0	1	ROW	Col.	×	Column	-	Use	Block Write
									Mask			
LMR	1	1	1	1	0	ROW	×	×	WMi	Load	-	Load (Old) Mask
(Note 2)						(Note7)				(Note5)		Register set Cycle
LCR	1	1	1	1	1	ROW	×	×	Color		Load	Load Color Register
						(Note7)						

X: Don't Care, -: Not Applicable, Tap:SAM Start (Column) Address, WMi: Write Mask Data (i=0~15) RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, CBRS or CBRN to perform CASbefore-RAS refresh while using Old mask)
- (3) After CBRS Cycle, SRT use STOP Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The ROW that is addressed will be refreshed, but a ROW address is not required.



ABSOLUTE MAXIMUM RATINGS*

Item		Ra	ting	Unit
	Symbol	KM4216C257	KM4216V257	Offic
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	-0.5 to Vcc+0.5	V
Voltage on Supply Relative to Vss	Vcc	-1 to + 7.0	-0.5 to +4.6	٧
Storage Temperature	Tstg	-55 to + 150	55 to +150	°C
Power Dissipation	Po	1	0.6	w
Short Circuit Output Current	los	50	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

Item	Combal	K	M4216C2	:57	К	l Imila		
item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	Vss	0	0	0	0	0	0	٧
Input High Voltage	VIH	2.4	-	Vcc+1V	2.0		Vcc+0.3	٧
Input Low Voltage	VIL	-1.0	•	8.0	-0.3		0.8	٧

INPUT/OUTPUT CURRENT(Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ Vin ≤ Vcc+0.5(0.3*1) all other pins not under test=0 volts).	lıL	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ Vo∪т ≤ Voc)	lor	-10	10	μA
Output High Voltage Level (RAM Ioн=-2mA, SAM Ioн=-2mA)	Voн	2.4	-	v
Output Low Voltage Level (RAM loL=2mA, SAM loL=2mA)	Vol	-	0.4	٧

Note) *1 : KM4216V257

CAPACITANCE (Vcc=5V, f=1MHz, Ta=25°C)

item	Symbol	Min	Max	Unit
Input Capacitance (Ao~As)	CiN1	2	6	ρF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	CIN2	2	7	pF
Input/Output Capacitance (Wo/DQo~W15/DQ15)	CDQ	2	7	pF
Output Capacitance (SQ0~SQ15, QSF)	Csq	2	7	ρF



DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless other wise noted)

			KN	14216C	257	K	/4216V	257	41.74
Parameter (RAM Port)	SAM port	Symbol	-6	-7	-8	-6	-7	-8	Unit
Operating Current*1	Standby*4	lcc1	120	110	100	110	100	90	mA
(RAS and CAS cycling @ trc=min)	Active	Icc1A	160	145	130	140	125	110	mA
Standby Current	Standby*4	ICC2	10	10	10	10	10	10	mA
(RAS, CAS, DT/OE, WB/WE=VIH	Active	ICC2A	50	45	40	40	35	30	mA
DSF=VIL)	Standby*4	Icc2C*2	200	200	200	200	200	200	μA
	Standby*4	lcc2C*3	150	150	150	150	150	150	μA
RAS Only Refresh Current*1	Standby*4	Іссз	120	110	100	110	100	90	mA
(CAS-Vін, RAS cycling @tric=min	Active	ІссзА	160	145	130	140	125	110	mA
Fast Page Mode Current*1	Standby*4	ICC4	110	100	90	100	90	80	mA
(RAS=VIL, CAS Cycling @tpc=min	Active	Icc4A	150	135	120	130	115	110	mA
CAS Before-RAS Refresh Current*1	Standby*4	lcc5	120	110	100	110	100	90	mA
(RAS and CAS Cycling @tnc=min	Active	Icc5A	160	145	130	140	125	110	mA
Data Transfer Current *1	Standby*4	ICC6	140	130	120	130	120	110	mA
(RAS and CAS Cycling @tac=min)	Active	Icc6A	180	165	150	160	145	130	mA
Block Write Cycle Current *1	Standby*4	ICC7	120	110	100	110	100	90	mA
(RAS and CAS Cycling @trc=min)	Active	Icc7A	160	145	130	140	125	110	mA
Color Register Load Current *1	Standby*4	ICC8	110	90	80	90	80	70	mA
(RAS and CAS Cycling @trc=min)	Active	Icc8A	140	125	110	120	105	90	mA
Battery Back Up Current *2							i		
CAS=CAS Before RAS Refresh									
Cycling or ≤Vı∟	Standby*4	lcc9	300	300	300	300	300	300	μA
RAS=tras(min) to 1µs									
trc=125 µs (64ms for 512 rows)									
DT/ŌĒ, WB/WĒ, DSF≥Vıн or≤Vıl.									
Self Refresh Current *3									
RAS, CAS ≤ 0.2V(128ms for 512 rows)				!					
DT/OE, WB/WE, A₀~A8, DSF≥Vcc-	Standby*4	ICC10	250	250	250	250	250	250	μA
0.2v or ≤ 0.2V									
DQ0~15=Vcc-0.2V, 0.2V or OPEN									

Note *1 Real values dependent on output loading and cycle rates. Specified values are obtained with the output open, Icc is specified as average current.

In Icc1, Icc3, Icc6, Icc7, Icc8, adress transition should be changed only once while RAS=VIL.

In Icc4, Address transition should be changed only once while CAS=VIH

*2 KM4216C257L only : $Vih \ge Vcc-0.2V$, $Vil \le 0.2V$

*3 KM4216C257F only : ViH \geq Vcc -0.2V, ViL \leq 0.2V,

*4 SAM standby condition : $\overline{SE}\!\ge\!V_{IH},\,SC\,\le\,V_{IL}$ or $\,\ge\,V_{IL}$



KM4216C257/L/F, KM4216V257/L/F

AC CHARACTERISTICS (0°C≤TA≤70°C, KM4216C257: Vcc=5.0V±10%, KM4216V257: 3.3V±10%,)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		200		ns	
Fast page mode cycle time	tpc	40		45		50		ns	
Fast page mode read-modify-write cycle time	tprwc	80		85		90		ns	
Access time from RAS	trac		60		70		80	ns	
Access time from CAS	tcac		15		20		20	ns	3,5,11
Access time from column address	taa		30		35		40	ns	3,5,6
Access time from CAS precharge	tcpa		35		40		45	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	3
Transition time(rise and fall)	tτ	2	50	2	50	2	50	ns	7
RAS precharge time	tRP	40		50		60		ns	2
RAS pulse width	tras	60	10K	70	10K	80	10K	ns	
RAS pulse width (fast page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsn	60		70		80		ns	
CAS pulse width	tcas	15	10K	20	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	5
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
CAS precharge time(C-B-R counter test cycle)	tcpt	20		25		30		ns	
CAS precharge time (fast page mode)	tcp	10		10		10		ns	17
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	16
Column address hold time	tcah	10		12		15		ns	16
Column address to RAS lead time	tral	30		35	_	40		пѕ	İ
Read command set-up time	trcs	0		0		0		ns	
Read command hold referenced to CAS	trch	0		0		0		ns	9
Read command hold referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		10		15		ns	
Write command pulse width	twp	10		10		15		ns	
Write command to RAS lead time	tRWL	15		20		20		ns	
Write command to CAS lead time	tcwL	15		20		20		ns	19
Data set-up time	tos	0		0		0		ns	10
Data hold time	ton	10		12		15		ns	10



AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	tcwp	40		45		45		ns	8,18
RAS to WE delay	trwo	85		95		105		ns	8
Column address to WE delay time	tawb	50		55		60		ns	8
CAS set-up time (C-B-R refresh)	tcsR	10		10		10		ns	20
CAS hold time (C-B-R refresh)	tchr	10		10		10		ns	21
RAS precharge to CAS hold time	trpc	10		10		10		ns	
RAS hold time referenced to OE	tron	15		20		20		ns	
Access time from output enable	tOEA		15		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output Buffer turn-off delay from OE	toez	0	15	0	15	0	15	ns	7
Output enable command hold time	toeh	15		15		15		ns	
Data to CAS delay	tozc	0		0		0		ns	
Data to output enable delay	tozo	0		0		0		ns	
Refresh period (512 cycle)	tref		8		8		8	ms	-
WB set-up time	twsn	0		0		0		ns	
WB hold time	trwn	10		10		15		ns	
DSF set-up time referenced to RAS	trsn	0		0		0		ns	
DSF hold time referenced to RAS	tarh	10		10		15		ns	
DSF set-up time referenced to CAS	trsc	0		0		0		ns	
DSF hold time referenced to CAS	torn	10		15	,	15		ns	
Write per bit mask data set-up time	tms	0		0		0		ns	
Write per bit mask data hold time	tмн	10		10		15		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	tRPS	110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	0		0		0		ns	15
DT high set-up time	tTHS	0		0		0		ns	
DT high hold time	tтнн	10		10		15		กร	
DT low set-up time	trus	0		0		0		ns	
DT low hold time	tтьн	10		10		15		ns	
DT low hold referenced to RAS						95			
(real time read transfer)	trth	50		60		65		ns	
DT low hold referenced to CAS		45		-00		05			
(real time read transfer)	tcтн	15		20		25		ns	
DT low hold referenced to column address	4	00		05		20		ns	
(real time read transfer)	tath	20		25		30			
DT precharge time	tTP	20		20		20		ns	
RAS to first SC delay (read transfer)	trso	60		70		80		ns	



AC CHARACTERISTICS (Continued)

_			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to first SC delay (read transfer)	tcsp	25		30		40		ns	
Col. Address to first SC delay (read transfer)	tasd	30		35		40		ns	
Last SC to DT lead time	tTSL	5		5		5		ns	1
DT to first SC delay time (read transfer)	trsp	10		10		15		ns	
LAST SC to RAS set-up time	tsrs	20		20		20		ns	
SC cycle time	tscc	18		20		25		ns	14
SC pulse width (SC high time)	tsc	5	Ü	7		7	,	ns	
SC precharge (SC low time)	tscp	5		7		7		ns	
Access time from SC	tsca		15		17		20	ns	4
Serial output hold time from SC	tsон	5		5		5		ns	
Access time from SE	tsea		15		17		20	ns	4
SE pulse width	tse	20		20		25		กร	
SE precharge time	tsep	20		20		25		ns	
Serial output turn-off from SE	tsez	0	15	0	15	0	15	ns	7
Split transfer set-up time	tsTs	20		25		25		ns	
Split transfer hold time	tsTH	20		25		25		ns	
SC-QSF delay time	tsqp		20		25		25	ns	
DT-QSF delay time	tτQD		20		25		25	ns	
RAS-QSF delay time	tRQD		70		75		80	ns	
CAS-QSF delay time	tcqp		35		35		40	ns	
DT to RAS Prechange time	TTRP	40		50		60		ns	

PRELIMINARY CMOS VIDEO RAM

NOTES

- An initial pause of 200µs is required after powerup followed by any 8 RAS 8 SC cycles before proper device operation is achieved.(DT/OE=High) if the intenal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required in stead of 8 RAS cycles.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max), and are assumed to be 5ns for all input signals.
- Input siganl transition from 0V to 3V for AC timing.


 RAM port outputs are measured with a load equivalent to 1TTL load and 50pF.
 - DOUT Comparator level: VOH/VOL=2.0V/0.8V.

DOUT comparator level: VOH/VoL=2.0/0.8V.

- SAM port outputs are measured with a load equivalent to 1TTL load and 30pF.
- Operation within the tRCD(max) limit insures that tRAC(max) can be met. The tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD≥tRCD(max).
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to VoH or VoL
- 8. twcs, trwb, tcwb and tawb are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwb ≥ tcwb(min) and tawb ≥ tawb(min) and tawb ≥ tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trach or train must be satisfied for a read cycle.
- These parameters are referenced to the first CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.
- Operation within the trad(max) limit insured that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- Power must be applied to the RAS and DT/OE
 input signals to pull them high before or at the
 same time as the Vcc supply is turned on.
 After power-up, initial status of chip is described


Pin or REGISTER	STATUS			
QSF	Hi-Z			
Color Registe	Don't Care			
Write Mask Register	Don't Care			
Tap Pointer	Invalid			
Stop Register	Default Case			
Wi/DQi	Hi-Z			
SAM Port	Hi-Z			
SDQi	Hi-Z			

13. Recommended operating input condition.




Input pulse levels are from 0.0V to 3.0Volts.
All timing measurements are referenced from VIL (max) and VIH(min) with transition time=5.0ns

- 14. Assume tT=3ns.
- Self refresh parameter (KM4216C/V257F)
 512K cycle of burst refresh must be executed within 8ms before and after self-refresh in order to meet refresh specification.
- tasc, tcah are referenced to the earlier CAS falling edge.
- 17. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle
- tcwb is referenced to the later CAS falling edge at word read-modify-write cycle.
- tcwL is specified from WB/WE falling edge to the earlier CAS rising edge.



- tcsn is referenced to earlier CAS falling low before RAS transition low.
- 21. tchr is referenced to the later CAS rising high after RAS transition low



below

DEVICE OPERATION

The KM4216C/V257 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V257 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe(CAS) and the valid row and coumn address inputs.

Operation of the KM4216C/V257 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins are changed from a row address to a column address and are strobed in by CAS. This the beginning of any KM4216C/V257 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (RP) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tras(min) and tcas(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by

bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V257 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

RAM Read

A RAM read cycle is achieved by maintaining WB/WE high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

If CAS goes low before trach(max) and if the column address is valid before trach(max) then the access time to valid data is specified by trac(min). However, if CAS goes low after trach(max) or the column address becomes valid after trach (max), access is specified by trach or traches.

The KM4216C/V257 has common data I/O pins. The $\overline{\rm DT/OE}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\rm DT/OE}$ must be low for the period of time defined by



2CAS Byte/Word Read/Write Operation

The KM4216C/V257 has 2 CAS control pin, CASL and CASU, and offers asynchronous Read/Write operation with lower byte (Wo/DQo-Wr/DQ7) and upper bybe (Wa/DQ8-W15/DQ15). This is called 2CAS Byte/Word Read/Write operation. This operation can be performed RAM Read in RAM write, Block write, Load Mask register, and Load Color register.

New Masked Write Per Bit

The New Masked Write Per Bit cycle is achieved by maintaining CAS high and WB/WE and DSF low at the falling edge of RAS. The mask data on the Wo/DQo-W15/DQ15 pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM.

The mask data is valid for only one cycle. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by WB/WE low before CAS falling and the Late Write cycle is achieved by WB/WE low after CAS falling. During the Early or Late Write cycle, input data through Wo/DQo ~W15/DQ15 must keep the set-up and hold time at the falling edge of CAS or WB/WE.

If WB/WE is high at the falling edge of RAS, no masking operation is performed (see Figure2, 3). And If CASL is high during WB/WE low, write operation of lower byte do not perform and if CASU is high, write operation of upper byte do not execute.




Figure 1. Byte Write and New Masked Write Cycle Example 1. (Early Write & Late Write)



Load Mask Register(LMR)

The Load Mask Register operation loads the data present on the Wi/DQi pins into the Mask Data Register at the falling edge of CAS or WB/WE.

The LMR cycle is performed if DSF high, WB/WE high at the RAS falling edge. And DSF low at the CAS falling edge. If an LMR is done, the KM4216C/V257 are set to old masked write mode.

Old Masked Write Per Bit

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked write are Old

Masked Write Per Bit and the I/O mask data wil be provided by the Mask Data Register (See Figure 4.)

The mask data is applied in the same manner as in New Masked write Per Bit mode.

Mask Data Register's content is changed by the another LMR. To reset the device back to the New Masked write mode, CBRR (CBR refresh with option reset) cycle must be performed. After power-up, the KM4216C/V257 Initializes in the New Masked write mode.




Figure 2, Byte Write and New Masked Write Cycle Example 2.






Figure 3. New Masked Write Cycle and Old Masked Write Cycle Example

Fast Page Mode

The KM4216C/V257 has Fast Page mode capability provides high speed read, write or read-modify-write access to all memory locations Within a selected row. In this cycle, read, write, read-modify write, and block write cycles can be mixed in any order. In one RAS cycle, 512 word memory cells of the

same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.



Load Color Register(LCR)


A Load Color register cycle is performed by keeping DSF high on the both falling edges of RAS and CAS. Color data is loaded in the falling edge of CAS(early write) or WE(late write) via the Wo/DQo~wr/DQr(Lower Byte), We/DQa-W15/DQ15 (Upper Byte) prins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register Cycle.

Block Write

In a Block write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 16-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into 8 adjacent locations of the same row of each correspeonding bit plane(16). This result in a total of 128-bits Written in a single Block write cycle compared to 16-bit in a normal write cycle.

The Block write cycle is performed if DSF is low at the falling edge of RAS and high at the falling edge of CAS.



	RAS
Wo/DQo~7	Lower Block I/O Mask
W8/DQ8~15	Upper Block I/O Mask

	CAS
A0~A2	Don't Care
Wo/DQ0~7	Lower Block Column Select
W8/DQ8~15	Upper Block Column Select

A2~A0	Lower	Upper	Column Mask	
000	Wo/DQo	W8/DQ8		
0 0 1	W1/DQ1	W9/DQ9	DQi=1	Column
0 1 0	W2/DQ2	W10/DQ10		Enable
0 1 1	W3/DQ3	W11/DQ11		
100	W4/DQ4	W12/DQ12		
101	W5/DQ5	W13/DQ13	DQi=0	Column
110	W6/DQ6	W14/DQ14		Disable
1 1 1	W7/DQ7	W15/DQ15		



Address Lines: The row address is latched on the falling edge of \overline{RAS} .

Since 8 columns are being written at a time, the minimum increment required for the column address is latched on the falling edge of \overline{CAS} , the 3 LSBs, A₀, A₁, and A₂ are ignored and only bits (A₃~A₈) are used to define the location of the first bit out of the eight to be written.

Data Lines: On the falling edge of CAS, the data on the Wo/DQo~W15/DQ15 pins provide column mask data. That is, for each of the eight bits in all 16 -bits-planes, writing of Color Register contents can be inhibited. For example, if Wo/DQo=1 and W1/DQ1=0, then the Color Register contents will be written into the first bit out of the eight, but the second remains

unchanged. Fig. 4 shows the correspondence of each data line to the column mask bits.

A Masked Block Write cycle is identical to a New/old Masked Write-Per-bit cycle except that each of the 16-bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. And DSF must be high on the falling edge of CAS. In new mask mode, Mask data is latched into the device via the Wo/DQo~W15/DQ15 pins on the falling edge of RAS and needs to be re-entered for every new RAS cycle. In Old mask mode, I/O mask data will be provided by the Mask Data Register.




Figure 5. Block Write Example and Timing

Data Output

The KM4216C/V257 has three state output buffer Controlled by DT/OE and CAS,RAS. If DT/OE is high when CAS and RAS low, the output state is in high impedance (High-z). In any cycle, the output goes low impedance state after tcLz of the first CAS falling edge. Invalid data may be present at the output duing the time after tcLz and the valid data appears at the output. The timing parameter trac, tcAc and tAA specify when the valid data will be present at the output.

Refresh

The data in the KM4216C/V257 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row address(AD-A8).

CAS-Before-RAS Refresh: The KM4216C/V257 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsn) befor RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operatian occurs automatically. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh

cycle.
The KM4216C/V257 has 3 type CAS-before-RAS refresh operation; CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the RAS falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

CBRN (CBR refresh without reset) is set if DSF high when $\overline{WB/WE}$ is high at the falling edge of \overline{RAS} and simply do only refresh operation.

CRRS(CBR Refresh with stop register set) cycle is set if DSF high when WB/WE is low and this mode is to set stop register's value.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM4216C/V257 hidden refresh cycle is actually a CAS-beford-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Self Refresh (Only KM4216C/V257F): The Self Refresh is CAS-before-RAS refresh to be used for longer periods of standby, such as a battery back-up. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS, If RAS is low more than 100μs at the condition of CBR, Self Refresh function is accomplished. In this state, the external refresh address do not need to supply additionally on-chip because the refresh counter on-chip gives that addresses needed to refresh. Please note that the ending point of Self Refresh is when RAS and CAS is high and taps of Self Refresh is the time reguiring to complete the last refresh of Self Refresh.

Other Refresh Methods: It is also possible to refresh the KM4216C/V257 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.



Table 1. Truth Table for Transfer Operation

*: Don't care

	RA	Š Falling E	dge		Function	Transfer	Transfer
CAS	DT/OE	WB/WE	DSF	SE	Tullcaon	Direction	Data Bit
Н	L	н	L	•	Read Transfer	RAMSAM	512 × 16
н	L	н	Ŧ	*	Split Read Transfer	RAM→SAM	256 × 16

Transfer Operation

Transfer operation is initiated when $\overline{DT}/\overline{OE}$ is low at the falling edge of \overline{RAS} . The state of DSF when \overline{RAS} goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation. (Table 1).

Read Transfer (RT)

The Read Transfer operation is set if DT/OE is low, WB/WE is high, and DSF is low at the falling edge of RAS. The row address bits in the read transfer cycle indicate which sixteen 512 bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half). Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC, DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be Synchronized with the rising edge of SC (trsL/trsD) to retain the continuity of Sevial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions (between SC, $\overline{DT}/\overline{OE}$, \overline{RAS} and \overline{CAS}) because the transfer has to occur at the first rising edge of $\overline{DT}/\overline{OE}$.

The Split Read Transfer cycle elinimates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between $\overline{DT/OE}$ and \overline{RAS} , \overline{CAS} , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and WB/WE high and DT/OE low at the falling edge of RAS.

Address: The row address is latched in the falling edge of RAS. The column address defined by (A0~A7)defines the starting address of the SAM port from which data will begin shifting out. column address pin A8 is a "Don't care".

The QSF pin indicates which SAM half is shifting out serial data (0=Lower, 1= Upper). A split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g.255th or 511th bit). Example of SRT applications are shown in Fig.6 through Fig. 9

The normal usage of Split Read Transfer cycle is described in Fig.6. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0 (Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y0" Tap address instead of "Y0" is loaded.

The another example of SRT cycle is described in Fig.7 When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 8 and 10 are the example of abnormal SRT cycle.




Figure 6. Split Read Transfer Normal Usage (Case1)



If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig.8, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 9 indicates that SRT cycle is not performed until Serial Read is completed to the boundary

511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before tsth and started after tsts, a split transfer is not allowed during tsth+ tsts(See Figure 10)

A split Read Transfer does not change the direction of the SAM I/O port.




Figure 7. Split Read Transfer Normal Usage (Case 2)




Figure 8. Split Read Transfer Abnormal Usage (Case 1)




Figure 9. Split Read Transfer Abnormal Usage (Case 2)






Figure 10. Split Transfer Cycle Limitation Period

Programmable Split SAM

In split SAM mode, SAM is divided into the lower half and the upper half.

After the last address of each half SAM(255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded TAP address).

This last address is called Stop Point.

The KM4216C/V257 offers user-programmable Stop Point. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Points are set by performing CBRS cycle. The CBRS cycle's condition is \(\overline{WB/WE} \) low, DSF high at the falling edge of \(\overline{RAS} \) in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point do not effect to SAM in normal RT, RRT cycle.

In Figure 11. programmable split SAM operation is shown. If a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address(70) of the next half. Otherwise, the axxess will continue in the same half until a SRT occurs or the SAM half boundary (255, 511).

Note that the Stop Point may be changed at any time by performing another CBRS, and new Stop Point will not be valid until a SRT is performed. To reset Stop Point, CBRR cycle must be performed. DBRR is a CBR cycle with DSF low at the falling edge of RAS. The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table 2. Stop Point Setting Address

Stop Regi	ster= Store A	Addre	ess o	f Ser	ial Ad	cess	3
	Use or	the	Split	Tran	ster (Cycle	1
	Stop P	ointe	r Set	: →	CBR	S Cy	cle
Number Stop Point Setting Address							
of Stop	Partition	Ctop : Cirit Octorig Addi					
Points/Half		Aв	A 7	A6	A 5	A	A 3~ A 0
1	(1×256)×2	х	1	1	1	1	х
2	(2×128)×2	X	0	1	1	1	×
4	(4×64)×2	х	0	0	1	1	x
8	(8×32)×2	х	0	0	0	1	х
16	(16×16)×2	x	0	0	0	0	х

*Other Case=Inhibit X=Don't Care







Figure 11. Programmable Split SAM operation

TIMING DIAGRAMS


READ CYCLE







FAST PAGE MODE READ CYCLE





Truth Table for Write Cycle(1)

	RAS			CAS	CAS \ or WBL(U)/WEL(U)
FUNCTION	*1	*2	*3	*4	*5
	WB/WE	DSF	Wi/DQi (3)	DSF	Wi/DQi
			(New Mask)		
Normal write	1	0	×	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) (4)	1	0	×	1	Column Mask
Masked Block Write (4)	0	0	Write Mask	1	Column Mask
Load Mask Data Register (2)	1	1	×	0	Write Mask Data
Load Color Register	1	1	×	1	Color Data

Note:

- (1) Reference truth table to determine the input signal states of *1, *2, *3, *4, and *5 for the write cycle timing diagram on the following pages
- (2) Old Mask data load
- (3) Function table for Old Mask and New Mask

IF		*1	*3		Note
		WB/WE	Wi/DQi		
	Yes	0	×	Write using mask register data (Old Mask Data)	
LMR		i	×	Non Masked Write	
Cycle			·	Write using Ne	w Mask Data
Executed	No	0	Mask	Wi/DQi=0	Write Disable
				Wi/DQi=1	Write Enable
		1	×	Non Masked Write	

 \times : Don't Care


(4) Function Table for Block Write Column Mask

Column Address								
A2	A2 A1 A0							
0	0	0						
0	0	1						
O	1	0						
0	1	1						
1	0	0						
1	0	1						
1	1	0						
1	1	1						

*	5	iF		
Lower Byte	Upper Byte	Wi/DQi=0	Wi/DQi=1	
Wo/DQo	Ws/DQs			
W1/DQ1	W9/DQ9			
W2/DQ2	W10/DQ10		Color Register Data	
W3/DQ3	W11/DQ11	No Change the	are Write to the	
W4/DQ4	W12/DQ12	Internal Data	Corresponding Column	
W5/DQ5	W13/DQ13		Address Location	
W6/DQ6	W14/DQ14			
W7/DQ7	W15/DQ15			




EARLY WRITE CYCLE








LATE WRITE CYCLE




Dont' Care


READ-WRITE/READ-MODIFY-WRITE CYCLE



FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE






RAS ONLY REFRESH CYCLE












CAS BEFORE RAS REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE FUNCTION TABLE

FUNCTION	CODE	LOGIC STATES			
FUNCTION	CODE	Α	В	С	
CAS-BEFORE-RAS REFRESH CYCLE (Reset All Options)	CBRR	×	0	X	
CAS-BEFORE-RAS REFRESH CYCLE (Stop Register Set)	CBRS	0	1	STOP Address	
CAS-BEFORE-RAS REFRESH CYCLE (No Reset)	CBRN	1	1	Х	




CAS-BEFORE-RAS SELF REFRESH CYCLE




*CBR SELF REFRESH CYCLE IS APPLICABLE WITH CBRR, CBRS, OR CBRN CYCLE

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




SPLIT READ TRANSFER CYCLE





REAL TIME READ TRANSFER CYCLE




Note. SE=VIL






READ TRANSFER CYCLE






SERIAL READ CYCLE (SE = VIL)




SERIAL READ CYCLE (SE Controlled Outputs)



PACKAGE DIMENSIONS

64 Pin Plastic Shrink Small Out Line Package





70(64) Pin Plastic Thin Small Out Line Package (Type II Forward)

