Document Title

64Kx16 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Ranges.

Revision History

| RevNo. | <u>History</u> | | | <u>Draft Data</u> | Remark |
|----------|---|---|---|-------------------|---------------|
| Rev. 0.0 | Initial release with I | Design Target. | | Apr. 1st, 1997 | Design Target |
| Rev. 1.0 | Release to Prelimir 1.1. Replace Desig | nary Data Sheet. In Target to Preliminary. | | Jun. 1st, 1997 | Preliminary |
| Rev. 2.0 | Release to Final Da 2.1. Delete Prelimir 2.2. Add Capacitive 2.3. Change D.C cl Items Icc ISB | nary. e load of the test environr | ment in A.C test load. Changed spec. (8/10/12ns part) 200/195/190mA 50mA | Feb. 25th, 1998 | Final |
| Rev. 2.1 | Change Standby an Items ISB IDR at 3.0V IDR at 2.0V | nd Data Retention Currer Previous spec. 0.5mA 0.4mA 0.3mA | nt for L-ver. Changed spec. 0.7mA 0.5mA 0.4mA | Aug. 4th, 1998 | Final |

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



64K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 8,10,12ns(Max.)
- Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS): 5mA(Max.)

0.7mA(Max.) L-Ver. only

Operating K6R1016V1B-8: 200mA(Max.) K6R1016V1B-10: 195mA(Max.) K6R1016V1B-12: 190mA(Max.)


- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention; L-Ver. only
- Center Power/Ground Pin Configuration
- Data Byte Control: LB: I/O1~ I/O8, UB: I/O9~ I/O16
- Standard Pin Configuration

K6R1016V1B-J: 44-SOJ-400 K6R1016V1B-T: 44-TSOP2-400BF

ORDERING INFORMATION

| K6R1016V1B-C8/C10/C12 | Commercial Temp. |
|-----------------------|------------------|
| K6R1016V1B-I8/I10/I12 | Industrial Temp. |


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The K6R1016V1B is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The K6R1016V1B uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control (UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1016V1B is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward.

PIN CONFIGURATION (Top View)



PIN FUNCTION

| Pin Name | Pin Function |
|--------------|--------------------------------|
| A0 - A15 | Address Inputs |
| WE | Write Enable |
| CS | Chip Select |
| ŌE | Output Enable |
| LB | Lower-byte Control(I/O1~I/O8) |
| ŪB | Upper-byte Control(I/O9~I/O16) |
| I/O1 ~ I/O16 | Data Inputs/Outputs |
| Vcc | Power(+3.3V) |
| Vss | Ground |
| N.C | No Connection |



ABSOLUTE MAXIMUM RATINGS*

| Parame | eter | Symbol | Rating | Unit |
|---------------------------|----------------|-----------|-------------|------|
| Voltage on Any Pin Relati | ve to Vss | VIN, VOUT | -0.5 to 4.6 | V |
| Voltage on Vcc Supply Re | elative to Vss | Vcc | -0.5 to 4.6 | V |
| Power Dissipation | | Pb | 1.0 | W |
| Storage Temperature | | Тѕтс | -65 to 150 | °C |
| Operating Temperature | Commercial | TA | 0 to 70 | °C |
| | Industrial | TA | -40 to 85 | °C |

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

| Parameter | Symbol | Min | Тур | Max | Unit |
|--------------------|--------|--------|-----|------------|------|
| Supply Voltage | Vcc | 3.0 | 3.3 | 3.6 | V |
| Ground | Vss | 0 | 0 | 0 | V |
| Input High Voltage | VIH | 2.0 | - | Vcc+0.3*** | V |
| Input Low Voltage | VIL | -0.3** | - | 0.8 | V |

^{*} The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

| Parameter | Symbol | Test Conditions | | Min | Max | Unit |
|---------------------------|-------------------------------------|--|--------|-----|-----|------|
| Input Leakage Current | lu | Vin=Vss to Vcc | | -2 | 2 | μΑ |
| Output Leakage Current | llo | CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc | | -2 | 2 | μΑ |
| Operating Current | ing Current Icc Min. Cycle, 100% Du | | 8ns | - | 200 | mA |
| | | CS=VIL, VIN=VIH or VIL, | 10ns | - | 195 | |
| | | 1001-011A | 12ns | - | 190 | |
| Standby Current | ISB | Min. Cycle, CS=Vін | | = | 50 | mA |
| | ISB1 | f=0MHz, CS≥Vcc-0.2V, | Normal | - | 5 | mA |
| | | Vin≥Vcc-0.2V or Vin≤0.2V | L-Ver. | - | 0.7 | |
| Output Low Voltage Level | Vol | IoL=8mA | | = | 0.4 | V |
| Output High Voltage Level | Vон | IOH=-4mA | | 2.4 | - | V |

 $[\]ensuremath{^{\star}}$ The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

| Item | Symbol | Test Conditions | MIN | Max | Unit |
|--------------------------|--------|-----------------|-----|-----|------|
| Input/Output Capacitance | CI/O | VI/O=0V | - | 8 | pF |
| Input Capacitance | CIN | VIN=0V | - | 6 | pF |

^{*} Capacitance is sampled and not 100% tested.



^{**} $V_{IL}(Min) = -2.0V \text{ a.c}(Pulse Width } \le 6ns) \text{ for } I \le 20mA.$

^{***} $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width \leq 6ns) for $I \leq$ 20mA.


AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)

TEST CONDITIONS*


| Parameter | Value |
|--|-----------|
| Input Pulse Levels | 0V to 3V |
| Input Rise and Fall Times | 3ns |
| Input and Output timing Reference Levels | 1.5V |
| Output Loads | See below |

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE*

| Parameter | Sym- | K6R1016V1B-8 | | K6R1016V1B-10 | | K6R1016V1B-12 | | Unit |
|---------------------------------|------|--------------|-----|---------------|-----|---------------|-----|------|
| Parameter | bol | Min | Max | Min | Max | Min | Max | Unit |
| Read Cycle Time | trc | 8 | - | 10 | - | 12 | - | ns |
| Address Access Time | taa | - | 8 | - | 10 | - | 12 | ns |
| Chip Select to Output | tco | - | 8 | - | 10 | - | 12 | ns |
| Output Enable to Valid Output | toe | - | 4 | - | 5 | - | 6 | ns |
| UB, LB Access Time | tBA | - | 4 | - | 5 | - | 6 | ns |
| Chip Enable to Low-Z Output | tLZ | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | tolz | 0 | - | 0 | - | 0 | - | ns |
| UB, LB Enable to Low-Z Output | tBLZ | 0 | - | 0 | - | 0 | - | ns |
| Chip Disable to High-Z Output | tHZ | 0 | 4 | 0 | 5 | 0 | 6 | ns |
| Output Disable to High-Z Output | tonz | 0 | 4 | 0 | 5 | 0 | 6 | ns |
| UB, LB Disable to High-Z Output | tвнz | 0 | 4 | 0 | 5 | 0 | 6 | ns |
| Output Hold from Address Change | tон | 3 | - | 3 | - | 3 | - | ns |

^{*} The above parameters are also guaranteed at industrial temperature range.



^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

| Parameter | Symbol | K6R1016V1B-8 | | K6R1016V1B-10 | | K6R1016V1B-12 | | Unit |
|-------------------------------|--------|--------------|-----|---------------|-----|---------------|-----|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Write Cycle Time | twc | 8 | - | 10 | - | 12 | - | ns |
| Chip Select to End of Write | tcw | 6 | - | 7 | - | 8 | - | ns |
| Address Set-up Time | tas | 0 | - | 0 | - | 0 | - | ns |
| Address Valid to End of Write | taw | 6 | - | 7 | - | 8 | - | ns |
| Write Pulse Width(OE High) | twp | 6 | - | 7 | - | 8 | - | ns |
| Write Pulse Width(OE Low) | twP1 | 8 | - | 10 | - | 12 | - | ns |
| UB, LB Valid to End of Write | tвw | 6 | - | 7 | - | 8 | - | ns |
| Write Recovery Time | twr | 0 | - | 0 | - | 0 | - | ns |
| Write to Output High-Z | twnz | 0 | 4 | 0 | 5 | 0 | 6 | ns |
| Data to Write Time Overlap | tow | 4 | - | 5 | - | 6 | - | ns |
| Data Hold from Write Time | tDH | 0 | - | 0 | - | 0 | - | ns |
| End Write to Output Low-Z | tow | 3 | - | 3 | - | 3 | - | ns |


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB, LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tнz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than ttz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.



TIMING WAVEFORM OF WRITE CYCLE(1) (OE =Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)






TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid address to</u> the first transition address.
- 2. A write occurs during the overlap of a low $\overline{\text{CS}}$, $\overline{\text{WE}}$, $\overline{\text{LB}}$ and $\overline{\text{UB}}$. A write begins at the latest transition $\overline{\text{CS}}$ going low and $\overline{\text{WE}}$ going low; A write ends at the earliest transition CS going high or WE going high, two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. tw<u>R</u> is <u>me</u>asured from the end of write to the address change. twR applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

 9. Dout is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.



FUNCTIONAL DESCRIPTION

| cs | WE | OE | LB | UB | Mode | I/O | Pin | Supply Current |
|----|----|------|----|----|----------------|--------------|--------------|----------------|
| CS | WE | OL . | LB | UB | Wode | I/O1~I/O8 | I/O9~I/O16 | Supply Current |
| Н | Χ | X* | X | Х | Not Select | High-Z | High-Z | ISB, ISB1 |
| L | Н | Н | X | X | Output Disable | High-Z | High-Z | Icc |
| L | Χ | Χ | Н | Н | | | | |
| L | Н | L | L | Н | Read | D ouт | High-Z | Icc |
| | | | Н | L | | High-Z | D оит | |
| | | | L | L | | D ouт | D оит | |
| L | L | Х | L | Н | Write | DIN | High-Z | Icc |
| | | | Н | L | | High-Z | DIN | |
| | | | L | L | | DIN | Din | |


^{*} X means Don't Care.

DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

| Parameter | Symbol | Test Condition | Min. | Тур. | Max. | Unit |
|----------------------------|--------|-------------------------|------|------|------|------|
| Vcc for Data Retention | Vdr | CS ≥Vcc-0.2V | 2.0 | - | 3.6 | V |
| Data Retention Current | IDR | | - | - | 0.5 | mA |
| | | Vcc=2.0V, | - | - | 0.4 | |
| Data Retention Set-Up Time | tsdr | See Data Retention | 0 | - | - | ns |
| Recovery Time | trdr | Wave form(below) | 5 | - | - | ms |

^{*} The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM





PACKAGE DIMENSIONS

Units:millimeters/Inches

44-SOJ-400

