



#### REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issue	Jul.25.2004
Rev. 1.1	Delete Icc1 Spec.	Sep.21.2004
Rev. 2.0	Adding -10ns Spec.	Aug.30.2005
Rev. 2.1	Revised $V_{TERM}$ to $V_{T1}$ and $V_{T2}$ Revised Test Condition of $I_{SB1}/I_{DR}$ Added LL Spec.	Feb.2.2009
Rev.2.2	Revised Test Condition of $I_{CC}/I_{SB}$ Revised <b>FEATURES &amp; ORDERING INFORMATION</b> <u>Lead</u> <u>free and green package available</u> to <u>Green package available</u> Deleted $T_{SOLDER}$ in <b>ABSOLUTE MAXIMUM RATINGS</b> Added packing type in <b>ORDERING INFORMATION</b>	Feb.2.2009 Apr.17.2009
Rev. 2.3	Revised <b>PACKAGE OUTLINE DIMENSION</b> in page 9	Dec.18.2009
Rev. 2.4	Added I grade in normal grade Deleted -10/12/15ns Spec. in LL grade Added -18ns Spec. In LL grade	Apr.27.2010
Rev. 2.5	Revised <b>PACKAGE OUTLINE DIMENSION</b> in page 10/11	May.7.2010
Rev. 2.6	Revised <b>ORDERING INFORMATION</b> in page 12	Aug.30.2010
Rev. 2.7	Add package type: TFBGA 36 ball Revised <b>ORDERING INFORMATION</b> in page 14~page15	Jan.23.2013



#### FEATURES

- Fast access time : 10/12/15/18ns
- Low power consumption:  
Operating current : 75/70/65/55mA (TYP.)  
Standby current : 0.6mA (TYP.)  
1μA (TYP.) LL -version
- Single 3.3V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data retention voltage : 2.0V (MIN.)
- **Green package available**
- Package : 32-pin 300 mil SOJ  
32-pin 8mm x 20mm TSOP-I  
32-pin 8mm x 13.4mm STSOP  
36-ball 6mm x 8mm TFBGA

#### PRODUCT FAMILY


#### GENERAL DESCRIPTION

The LY61L1024 is a 1,048,576-bit low power CMOS static random access memory organized as 131,072 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY61L1024 is well designed for very high speed system applications, and particularly well suited for battery back-up nonvolatile memory application.





The LY61L1024 operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation	
				Standby(I <sub>SB1</sub> ,TYP.)	Operating(I <sub>CC</sub> ,TYP.)
LY61L1024	0 ~ 70°C	3.15 ~ 3.6V	10ns	0.6mA	75mA
LY61L1024	0 ~ 70°C	3.0 ~ 3.6V	12/15ns	0.6mA	70/65mA
LY61L1024(I)	-40 ~ 85°C	3.15 ~ 3.6V	10ns	0.6mA	75mA
LY61L1024(I)	-40 ~ 85°C	3.0 ~ 3.6V	12/15ns	0.6mA	70/65mA
LY61L1024(LL)	0 ~ 70°C	3.0 ~ 3.6V	18ns	1μA	55mA
LY61L1024(LLI)	-40 ~ 85°C	3.0 ~ 3.6V	18ns	1μA	55mA

**FUNCTIONAL BLOCK DIAGRAM**

**PIN DESCRIPTION**

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
CE#, CE2	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection

## PIN CONFIGURATION



PS: All pin out definition are relative with "Lyontek logo" orientation.



#### ABSOLUTE MAXIMUM RATINGS\*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V <sub>T2</sub>	-0.5 to Vcc+0.5	V
Operating Temperature	T <sub>A</sub>	0 to 70(C grade)	°C
		-40 to 85(I grade)	
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Power Dissipation	P <sub>D</sub>	1	W
DC Output Current	I <sub>OUT</sub>	50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

#### TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	H	X	X	X	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>
	X	L	X	X	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>
Output Disable	L	H	H	H	High-Z	I <sub>CC</sub>
Read	L	H	L	H	D <sub>OUT</sub>	I <sub>CC</sub>
Write	L	H	X	L	D <sub>IN</sub>	I <sub>CC</sub>

Note: H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.



### DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. <sup>4</sup>	MAX.	UNIT	
Supply Voltage	V <sub>CC</sub>		3.0	3.3	3.6	V	
Input High Voltage	V <sub>IH</sub> <sup>1</sup>		2.0	-	V <sub>CC</sub> +0.5	V	
Input Low Voltage	V <sub>IL</sub> <sup>2</sup>		-0.5	-	0.6	V	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub>	-1	-	1	μA	
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> ≥ V <sub>OUT</sub> ≥ V <sub>SS</sub> , Output Disabled	-1	-	1	μA	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	2.2	-	-	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	-	-	0.4	V	
Average Operating Power supply Current	I <sub>CC</sub>	Cycle time = Min. CE# = V <sub>IL</sub> and CE2 = V <sub>IH</sub> , I <sub>I/O</sub> = 0mA Others at V <sub>IL</sub> or V <sub>IH</sub>	-10	-	75	120	mA
			-12	-	70	100	mA
			-15	-	65	90	mA
			-18	-	55	80	mA
Standby Power Supply Current	I <sub>SB</sub>	CE# = V <sub>IH</sub> or CE2 = V <sub>IL</sub> Others at V <sub>IL</sub> or V <sub>IH</sub>	-	3	20	mA	
	I <sub>SB1</sub>	CE# ≥ V <sub>CC</sub> -0.2V or CE2 ≤ 0.2V	Normal	-	0.6	3	mA
		CE# ≥ V <sub>CC</sub> -0.2V or CE2 ≤ 0.2V Others at 0.2V or V <sub>CC</sub> -0.2V	LL	-	1	30	μA

Notes:

- V<sub>IH</sub>(max) = V<sub>CC</sub> + 3.0V for pulse width less than 10ns.
- V<sub>IL</sub>(min) = V<sub>SS</sub> - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.  
Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> = 25°C

### CAPACITANCE (T<sub>A</sub> = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C <sub>IN</sub>	-	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

### AC TEST CONDITIONS

Input Pulse Levels	0.2V to V <sub>CC</sub> - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> = 30pF + 1TTL, I <sub>OH</sub> /I <sub>OL</sub> = -4mA/8mA



### AC ELECTRICAL CHARACTERISTICS



#### (1) READ CYCLE

PARAMETER	SYM.	LY61L1024-10		LY61L1024-12		LY61L1024-15		LY61L1024-18		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t <sub>RC</sub>	10	-	12	-	15	-	18	-	ns
Address Access Time	t <sub>AA</sub>	-	10	-	12	-	15	-	18	ns
Chip Enable Access Time	t <sub>ACE</sub>	-	10	-	12	-	15	-	18	ns
Output Enable Access Time	t <sub>OE</sub>	-	5	-	6	-	7	-	8	ns
Chip Enable to Output in Low-Z	t <sub>CLZ*</sub>	2	-	3	-	4	-	4	-	ns
Output Enable to Output in Low-Z	t <sub>OLZ*</sub>	0	-	0	-	0	-	0	-	ns
Chip Disable to Output in High-Z	t <sub>CHZ*</sub>	-	5	-	6	-	7	-	8	ns
Output Disable to Output in High-Z	t <sub>OHZ*</sub>	-	5	-	6	-	7	-	8	ns
Output Hold from Address Change	t <sub>OH</sub>	3	-	3	-	3	-	3	-	ns

#### (2) WRITE CYCLE



PARAMETER	SYM.	LY61L1024-10		LY61L1024-12		LY61L1024-15		LY61L1024-18		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t <sub>WC</sub>	10	-	12	-	15	-	18	-	ns
Address Valid to End of Write	t <sub>AW</sub>	8	-	10	-	12	-	16	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	8	-	10	-	12	-	16	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t <sub>WP</sub>	8	-	9	-	10	-	11	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	0	-	0	-	ns
Data to Write Time Overlap	t <sub>DW</sub>	6	-	7	-	8	-	9	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t <sub>OW*</sub>	2	-	3	-	4	-	5	-	ns
Write to Output in High-Z	t <sub>WHZ*</sub>	-	6	-	7	-	8	-	9	ns

\*These parameters are guaranteed by device characterization, but not production tested.

**TIMING WAVEFORMS**
**READ CYCLE 1 (Address Controlled) (1,2)**

**READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)**

**Notes :**

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, CE2 = high.
3. Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise  $t_{AA}$  is the limiting parameter.
4.  $t_{CLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5\text{pF}$ . Transition is measured  $\pm 500\text{mV}$  from steady state.
5. At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .



**WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)**

**WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)**

**Notes :**

1. WE#, CE# must be high or CE2 must be low during all address transitions.
2. A write occurs during the overlap of a low CE#, high CE2, low WE#.
3. During a WE#-controlled write cycle with OE# low,  $t_{wp}$  must be greater than  $t_{whz} + t_{dw}$  to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
6.  $t_{ow}$  and  $t_{whz}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.




**DATA RETENTION CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V <sub>DR</sub>	CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V	2.0	-	3.6	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> = 2.0V CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V	-	0.006	2	mA
		V <sub>CC</sub> = 2.0V CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V others at 0.2V or V <sub>CC</sub> -0.2V	-	0.5	30	μA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t <sub>R</sub>		t <sub>RC*</sub>	-	-	ns


t<sub>RC\*</sub> = Read Cycle Time


**DATA RETENTION WAVEFORM**

**Low Vcc Data Retention Waveform (1) (CE# controlled)**



**Low Vcc Data Retention Waveform (2) (CE2 controlled)**




**PACKAGE OUTLINE DIMENSION**
**32 pin 300mil SOJ Package Outline Dimension**



SYMBOL	UNIT	INCH(BASE)	MM(REF)
A		0.148(MAX)	3.759(MAX)
A1		0.025(MIN)	0.635(MIN)
A2		0.123(MAX)	3.124(MAX)
B		0.018(TYP)	0.457(TYP)
D		0.825±0.005	20.955±0.127
E		0.335(TYP)	8.509(TYP)
E1		0.300±0.005	7.620±0.127
e		0.050(TYP)	1.270(TYP)
L		0.086±0.010	2.184±0.254
y		0.003(MAX)	0.076(MAX)




**32 pin 8mm x 20mm TSOP-I Package Outline Dimension**



SYM.	UNIT	INCH(BASE)	MM(REF)
A		0.047 (MAX)	1.20 (MAX)
A1		0.004 $\pm$ 0.002	0.10 $\pm$ 0.05
A2		0.039 $\pm$ 0.002	1.00 $\pm$ 0.05
b		0.009 $\pm$ 0.002	0.22 $\pm$ 0.05
c		0.006 $\pm$ 0.002	0.155 $\pm$ 0.055
D		0.724 $\pm$ 0.008	18.40 $\pm$ 0.20
E		0.315 $\pm$ 0.008	8.00 $\pm$ 0.20
e		0.020 (TYP)	0.50 (TYP)
HD		0.787 $\pm$ 0.008	20.00 $\pm$ 0.20
L		0.024 $\pm$ 0.004	0.60 $\pm$ 0.10
L1		0.0315 $\pm$ 0.004	0.08 $\pm$ 0.10
y		0.003 (MAX)	0.08 (MAX)
$\theta$		0°~5°	0°~5°

**32 pin 8mm x 13.4mm STSOP Package Outline Dimension**


SYM.	UNIT	INCH(BASE)	MM(REF)
A		0.049 (MAX)	1.25 (MAX)
A1		0.004 ±0.002	0.10 ±0.05
A2		0.039 ±0.002	1.00 ±0.05
b		0.009 ±0.002	0.22 ±0.05
c		0.006 ±0.002	0.155 ±0.055
D		0.465 ±0.008	11.80 ±0.20
E		0.315 ±0.008	8.00 ±0.20
e		0.020 (TYP)	0.50 (TYP)
HD		0.528±0.008	13.40 ±0.20.
L		0.02 ±0.008	0.50 ±0.20
L1		0.031 ±0.005	0.8 ±0.125
y		0.003 (MAX)	0.076 (MAX)
θ		0°~5°	0°~5°

**36 ball 6mm x 8mm TFBGA Package Outline Dimension**




**ORDERING INFORMATION**

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
32-pin 300mil SOJ	10	Ultra Low Power	0°C~70°C	Tube	LY61L1024JL-10
				Tape Reel	LY61L1024JL-10T
			-40°C~85°C	Tube	LY61L1024JL-10I
				Tape Reel	LY61L1024JL-10IT
	12	Ultra Low Power	0°C~70°C	Tube	LY61L1024JL-12
				Tape Reel	LY61L1024JL-12T
			-40°C~85°C	Tube	LY61L1024JL-12I
				Tape Reel	LY61L1024JL-12IT
	15	Ultra Low Power	0°C~70°C	Tube	LY61L1024JL-15
				Tape Reel	LY61L1024JL-15T
			-40°C~85°C	Tube	LY61L1024JL-15I
				Tape Reel	LY61L1024JL-15IT
18	Ultra Low Power	0°C~70°C	Tube	LY61L1024JL-18LL	
			Tape Reel	LY61L1024JL-18LLT	
		-40°C~85°C	Tube	LY61L1024JL-18LLI	
			Tape Reel	LY61L1024JL-18LLIT	
32-pin 8mmx20mm TSOP-I	10	Ultra Low Power	0°C~70°C	Tube	LY61L1024LL-10
				Tape Reel	LY61L1024LL-10T
			-40°C~85°C	Tube	LY61L1024LL-10I
				Tape Reel	LY61L1024LL-10IT
	12	Ultra Low Power	0°C~70°C	Tube	LY61L1024LL-12
				Tape Reel	LY61L1024LL-12T
			-40°C~85°C	Tube	LY61L1024LL-12I
				Tape Reel	LY61L1024LL-12IT
	15	Ultra Low Power	0°C~70°C	Tube	LY61L1024LL-15
				Tape Reel	LY61L1024LL-15T
			-40°C~85°C	Tube	LY61L1024LL-15I
				Tape Reel	LY61L1024LL-15IT
18	Ultra Low Power	0°C~70°C	Tube	LY61L1024LL-18LL	
			Tape Reel	LY61L1024LL-18LLT	
		-40°C~85°C	Tube	LY61L1024LL-18LLI	
			Tape Reel	LY61L1024LL-18LLIT	



Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
32-pin 8mmx13.4mm STSOP	10	Ultra Low Power	0°C~70°C	Tube	LY61L1024RL-10
				Tape Reel	LY61L1024RL-10T
			-40°C~85°C	Tube	LY61L1024RL-10I
				Tape Reel	LY61L1024RL-10IT
	12	Ultra Low Power	0°C~70°C	Tube	LY61L1024RL-12
				Tape Reel	LY61L1024RL-12T
			-40°C~85°C	Tube	LY61L1024RL-12I
				Tape Reel	LY61L1024RL-12IT
	15	Ultra Low Power	0°C~70°C	Tube	LY61L1024RL-15
				Tape Reel	LY61L1024RL-15T
			-40°C~85°C	Tube	LY61L1024RL-15I
				Tape Reel	LY61L1024RL-15IT
	18	Ultra Low Power	0°C~70°C	Tube	LY61L1024RL-18LL
				Tape Reel	LY61L1024RL-18LLT
			-40°C~85°C	Tube	LY61L1024RL-18LLI
				Tape Reel	LY61L1024RL-18LLIT
36-ball 6mmx8mm TFBGA	10	Ultra Low Power	0°C~70°C	Tube	LY61L1024GL-10
				Tape Reel	LY61L1024GL-10T
			-40°C~85°C	Tube	LY61L1024GL-10I
				Tape Reel	LY61L1024GL-10IT
	12	Ultra Low Power	0°C~70°C	Tube	LY61L1024GL-12
				Tape Reel	LY61L1024GL-12T
			-40°C~85°C	Tube	LY61L1024GL-12I
				Tape Reel	LY61L1024GL-12IT
	15	Ultra Low Power	0°C~70°C	Tube	LY61L1024GL-15
				Tape Reel	LY61L1024GL-15T
			-40°C~85°C	Tube	LY61L1024GL-15I
				Tape Reel	LY61L1024GL-15IT
	18	Ultra Low Power	0°C~70°C	Tube	LY61L1024GL-18LL
				Tape Reel	LY61L1024GL-18LLT
			-40°C~85°C	Tube	LY61L1024GL-18LLI
				Tape Reel	LY61L1024GL-18LLIT





**Lyontek Inc.**

**LY61L1024**

Rev. 2.7

**128K X 8 BIT HIGH SPEED CMOS SRAM**

---

THIS PAGE IS LEFT BLANK INTENTIONALLY.