# MAGNACHIP SEMICONDUCTOR LTD. 8-BIT SINGLE-CHIP MICROCONTROLLERS

# MC83F0304/0308/0314 MC83C0304/0308/0316

DataSheet4U.com

DataShe

# Preliminary User's Manual (Ver. 0.2)



DataSheet4U.com www.DataSheet4U.com

**REVISION HISTORY** 

VERSION 0.2 (MAR. 2005) This book

Fix some errata.

VERSION 0.1 (MAR. 2005) This book

First Edition

et4U.com

DataSheet4U.com

DataShe

Version 0.2

Published by

MCU Application Team

© 2005 MagnaChip semiconductor Ltd. All right reserved.

Additional information of this manual may be served by MagnaChip semiconductor offices in Korea or Distributors and Representatives.

MagnaChip semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, MagnaChip semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

DataSheet4U.com www.DataSheet4U.com

# MC80F0304/0308/0316



et4U.com

AC Characteristics	14
Typical Characteristics	15
8. MEMORY ORGANIZATION	16
Registers	16
Program Memory	19
Data Memory	
Addressing Mode	26
9. I/O PORTS	30
R0 and R0IO register	30
R1 and R1IO register	31
R2 and R2IO register	33
R3 and R3IO register	34
10. CLOCK GENERATOR	35
Oscillation Circuit	35
11. BASIC INTERVAL TIMER	37
12. WATCHDOG TIMER	39
13. TIMER/EVENT COUNTER	42
8-bit Timer / Counter Mode	45
16-bit Timer / Counter Mode	50
8-bit Compare Output (16-bit)	51
8-bit Capture Mode	51
16-bit Capture Mode	
PWM Mode	58
14. ANALOG TO DIGITAL CONVERTER	62
15. SERIAL INPUT/OUTPUT (SIO)	65
15. SERIAL INPUT/OUTPUT (SIO)  Transmission/Receiving Timing	
	66
Transmission/Receiving Timing	66 68
Transmission/Receiving Timing The usage of Serial I/O	66 68

 1. OVERVIEW
 1

 Description
 1

 Features
 1

 Development Tools
 2

 Ordering Information
 2

 2. BLOCK DIAGRAM
 3

 3. PIN ASSIGNMENT
 4

 4. PACKAGE DRAWING
 5

 5. PIN FUNCTION
 6

 6. PORT STRUCTURES
 8

 7. ELECTRICAL CHARACE TERISTICS
 12

 Absolute Maximum Ratings
 12

 Recommended Operating Conditions
 12

 A/D Converter Characteristics
 12

 DC Electrical Characteristics
 12

 DC Electrical Characteristics
 13

www.DataSheet4U.com

DataShe

# HMS83F022/012



16. UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART)	69
UART Serial Interface Functions	69
Serial Interface Configuration	70
Communication operation	
Relationship between main clock and baud rate	75
17. BUZZER FUNCTION	76
18. INTERRUPTS	78
Interrupt Sequence	80
BRK Interrupt	82
Multi Interrupt	
External Interrupt	84
19. POWER SAVING OPERATION	86
Sleep Mode	
Stop Mode	
Stop Mode at Internal RC-Oscillated Watchdog Timer Mode	
Minimizing Current Consumption	
20. RESET	94
21. POWER FAIL PROCESSOR	96
22. COUNTERMEASURE OF NOISE	98
Oscillation Noise Protector	98
Oscillation Fail Processor	
23. Device Configuration Area DataSheet4U.com	100
24. MASK Option (MC80C0316)	101
25. Emulator EVA. Board Setting	102
26. IN-SYSTEM PROGRAMMING (ISP)	105
Getting Started / Installation	
Basic ISP S/W Information	
Hardware Conditions to Enter the ISP Mode	
Reference ISP Circuit Diagram and MagnaChip Supplied ISP Board	108

et4U.com

DataShe

# MC80F0304/0308/0316 MC80C0304/0308/0316

# CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 10-BIT A/D CONVERTER AND UART

#### 1. OVERVIEW

# 1.1 Description

The MC80F0304/0308/0316 is advanced CMOS 8-bit microcontroller with 4K/8K/16K bytes of FLASH. This is a powerful microcontroller which provides a highly flexible and cost effective solution to many embedded control applications. This provides the following features: 4K/8K/16K bytes of FLASH, 256 bytes of RAM, 8/16-bit timer/counter, watchdog timer, 10-bit A/D converter, 8-bit Serial Input/Output, UART, buzzer driving port, 10-bit PWM output and on-chip oscillator and clock circuitry. It also has ONP, noise filter, PFD for improving noise immunity. In addition, the MC80F0304/0308/0316 supports power saving modes to reduce power consumption.

This document **explaines the base MC80F0316**, the other's eliminated functions are same as below table.

Device Name		FLASH	RAM	ADC	VO BODT	Dookses
FLASH	MASK ROM	Size	KAW	ADC	I/O PORT	Package
MC80F0304B/08B/16B	MC80C0304B/08B/16B	412/012/4012	E40D	16 channel	30 port	32 PDIP
MC80F0304G/08G/16G	MC80C0304G/08G/16G	4K/8K/16K	512B	16 channel	26 port	28 SKDIP

et4U.com

DataSheet4U.com

DataShe

#### 1.2 Features

- 4K/8K/16K Bytes On-chip FLASH
- · FLASH Memory
  - Endurance : 100 cycles
  - Data retention time: 10 years
- 512 Bytes On-chip Data RAM (Included stack memory)
- Minimum Instruction Execution Time:
  - 333ns at 12MHz (NOP instruction)
- Programmable I/O pins

(LED direct driving can be a source and sink)

- MC80F0316B: 30(29) - MC80C0316G: 26(25)
- · One 8-bit Basic Interval Timer
- Four 8-bit Timer/counters (or two 16-bit Timer/counter)
- · One Watchdog timer
- Two 10-bit High Speed PWM Outputs
- 10-bit A/D converter: 10 channels
- Two 8-bit Serial Communication Interface
  - One Serial I/O and one UART
- One Buzzer Driving port

Mar. 2005 Ver 0.2

DataSheet4U.com

- 488Hz ~ 250kHz@4MHz
- Four External Interrupt input ports
- On-chip POR (Power on Reset)
- Thirteen Interrupt sources
  - External input: 4
  - Timer: 6
  - A/D Conversion: 1
  - Serial Interface: 1
  - UART: 1
- Built in Noise Immunity Circuit
  - Noise filter
  - PFD (Power fail detector)
  - ONP (Oscillation Noise Protector)
- Power Down Mode
  - Stop mode
  - Wake-up timer mode
  - Internal RC-Oscillated watchdog timer mode
- · Operating Voltage & Frequency
  - 2.7V~ 5.5V (at 0.4~8MHz): FLASH
  - 2.0V ~ 5.5V (at 0.4 ~ 4.2MHz) : MASK
  - 4.5V ~ 5.5V (at 0.4 ~ 12MHz): FLASH, MASK
- Operating Temperature : -40°C ~ 85°C
- Oscillator Type

www.DataSheet4U.com

1

DataShe

- Crystal
- Ceramic resonator
- External RC Oscillator (C can be omitted)
- Internal Oscillator (4MHz/2MHz)

# 1.3 Development Tools

The MC80F0304/0308/0316 is supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Dr.  $^{TM}$  and OTP programmers. There are two different type of programmers such as single type and gang type. For mode detail, Macro assembler operates under the MS-Windows 95 and upversioned Windows OS.

Please contact sales part of MagnaChip semiconductor.

Software	<ul><li>MS-Windows based assembler</li><li>MS-Windows based Debugger</li><li>HMS800 C compiler</li></ul>
Hardware (Emulator)	- CHOICE-Dr. - CHOICE-Dr. EVA80C0x B/D
FLASH Writer	- CHOICE - SIGMA I/II(Single writer) - PGM Plus I/II/III(Single writer) - Standalone GANG4 I/II(Gang writer)



Choice-Dr. (Emulator)



PGMplus III ( Single Writer )



Standalone Gang4 II ( Gang Writer )


# 1.4 Ordering Information

	Device name	MASK ROM	FLASH ROM	RAM	Package
MASK version	MC80C0316B/0316G MC80C0308B/0308G MC80C0304B/0304G	16K bytes 8K bytes 4K bytes	- - -	512bytes	32PDIP/28SKDIP 32PDIP/28SKDIP 32SOP/28SKDIP
FLASH version	MC80F0316B/0316G MC80F0316B/0308G MC80F0316B/0304G	- - -	16K bytes 8K bytes 4K bytes	512 bytes	32PDIP/28SKDIP 32PDIP/28SKDIP 32PDIP/28SKDIP

DataSheet4U.com

2 Mar. 2005 Ver 0.2

# 2. BLOCK DIAGRAM



et4U.com

DataShe

DataSheet4U.com


Mar. 2005 Ver 0.2

3



#### 3. PIN ASSIGNMENT


#### 32PDIP



et4U.com

DataShe

#### 28 SKDIP




DataSheet4U.com

Mar. 2005 Ver 0.2

www.DataSheet4U.com

# 4. PACKAGE DRAWING



et4U.com

www.DataSheet4U.com

DataSheet4U.com Mar. 2005 Ver 0.2 5

### MC80F0304/08/16



# 5. PIN FUNCTION

**V**<sub>**DD**</sub>: Supply voltage.

VSS: Circuit ground.

**RESET**: Reset the MCU.

**X**<sub>IN</sub>: Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

**X**<sub>OUT</sub>: Output from the inverting oscillator amplifier.

**R00~R07**: R0 is an 8-bit, CMOS, bidirectional I/O port. R0 pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(R0IO).

Port pin	Alternate function
R00	INT3 (External Interrupt Input Port3)
504	SCK (SPI CLK)
R01	AN1 (Analog Input Port 1)
R02	SI (SPI Serial Data Input )
Ruz	AN2 ( Analog Input Port 2 ) SOUT ( SPI Serial Data Output )
R03	AN3 (Analog Input Port 3)
1100	INT2 (External Interrupt Input Port2 )
R04	AN4 ( Analog Input Port 4 )
	EC0 (Event Counter Input Source 0)
	RXD ( UART Data Input )
R05	AN5 (Analog Input Port 5) Data\$heet
	T0O (Timer0 Clock Output )
	TXD ( UART Data Output )
R06	AN6 ( Analog Input Port 6 )
	T2O (Timer2 Clock Output )
D07	ACLK ( UART Clock Input )
R07	AN7 ( Analog Input Port 7 )
	EC1 ( Event Counter Input Source 1 )

Table 5-1 R0 Port

In addition, R0 serves the functions of the various special features in Table 5-1 .

**R10~R14**: R1 is a 5-bit, CMOS, bidirectional I/O port. R1 pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register (R1IO).

R1 serves the functions of the various following special

features in Table 5-2

Port pin	Alternate function		
R10	AN0 ( Analog Input Port 0 )		
	AVref ( External Analog Reference Pin )		
	PWM1O ( PWM1 Output )		
R11	INT0 (External Interrupt Input Port 0)		
	PWM3O ( PWM3 Output )		
R12	INT1 (External Interrupt Input Port 1)		
	BUZ ( Buzzer Driving Output Port )		
R13	-		
R14	-		
R15	-		
R16	-		
R17	AN8( Analog Input Port 8 )		

Table 5-2 R1 Port

R20~R21 : R2 is an 8-bit, CMOS, bidirectional I/O port. R2 pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(R2IO)

In addition, R2 serves the functions of the various special features in Table 5-3 .

Port pin	Alternate function
R20	_
R21	-
R22	-
R23	AN9 ( Analog Input Port 9 )
R24	AN10 ( Analog Input Port 10 )
R25	AN11 ( Analog Input Port 11 )
R26	AN12 ( Analog Input Port 12 )
R27	-

Table 5-3 R2 Port

**R31~R34**: R3 is a 4-bit, CMOS, bidirectional I/O port. R3 pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register (R3IO).

R3 serves the functions of the serial interface following special features in Table 5-4.

Port pin	Alternate function
R30	AN13 ( Analog Input Port 13)
R31	AN14 ( Analog Input Port 14 )
R32	AN15 ( Analog Input Port 15 )
R33	X <sub>IN</sub> (Oscillation Input)
R34	X <sub>OUT</sub> ( Oscillation Output )
R35	RESETB ( Reset input port )

Table 5-4 R3 Port

www.DataSheet4U.com

DataShe

Mar. 2005 Ver 0.2

ataSheet4U.com

et4U.com

6

MagnaChipi

# **Preliminary**

# MC80F0304/08/16

DIN NAME	Pin	No.	In /Out	Function			
PIN NAME	32	28	In/Out	First	First Second		Forth
V <sub>DD</sub>	5	5	-	Supply voltage			
V <sub>SS</sub>	28	22	-		Circuit gr	ound	
RESET (R35)	27	21	ı	Reset signal input	Input only port	-	-
X <sub>IN</sub> (R33)	25	19	I	Oscillation Input	Normal I/O Port	-	-
X <sub>OUT</sub> (R34)	26	20	0	Oscillation Output	Normal I/O Port	-	-
R00 (INT3/SCK)	29	25	I/O		External Interrupt 3	SPI clock Input	-
R01 (AN1/SI)	30	26	I/O		Analog Input Port 1	SPI Data Input	-
R02 (AN2/SOUT)	31	27	I/O		Analog Input Port 2	SPI Data Output	-
R03 (AN3/INT2)	32	28	I/O		Analog Input Port 3	External Interrupt2	-
R04 (AN4/EC0/RXD)	1	1	I/O		Analog Input Port 4	Event Counter	UART RX
R05 (AN5/T0O/TXD)	2	2	I/O		Analog Input Port 5	Timer0 Output	UART TX
R06 (AN6/T2O/ACLK)	3	3	I/O		Analog Input Port 6	Timer2 Output	UART Clock
R07 (AN7/EC1)	4	4	I/O		Analog Input Port 7	Event Counter	-
R10 (AN0/AVref/PWM1O)	6	6	I/O		Analog Input Port 0	Analog Reference	PWM 1 output
R11 (INT0/PWM3O)	7	7	I/O		External Interrupt 0	-	-
R12 (INT1/BUZO)	8	8	I/O		External Interrupt 1	Buzzer Driving Output	-
R13	9	9	I/O	DataSheet4	J.com <u> </u>	-	-
R14	10	10	I/O		-	-	-
R15	11	11	I/O	Normal I/O Ports	-	-	-
R16	12	12	I/O		-	-	-
R17	13	13	I/O		Analog Input Port 8	-	-
R20	14	-	I/O		-	-	-
R21	15	-	I/O		-	-	-
R22	16	-	I/O		-	-	-
R23	17	14	I/O		Analog Input Port 9	-	-
R24	18	15	I/O		Analog Input Port 10	-	-
R25	19	16	I/O		Analog Input Port 11	-	-
R26	20	17	I/O		Analog Input Port 12	-	-
R27	21	-	I/O		-	-	-
R30(AN13)	22	23	I/O		Analog Input Port 13	-	-
R31 (AN14)	23	24	I/O		Analog Input Port 14	-	-
R32 (AN15)	24	18	I/O		Analog Input Port 15	-	-

**Table 5-5 Pin Description** 

et4U.com

DataShe


7

DataSheet4U.com www.DataSheet4U.com




# 6. PORT STRUCTURES

# R13~R16,R20~R22,R27




# R01 (AN1 / SI)




et4U.com

DataSheet4U.com

# DataShe




# R03 (AN3 / INT2), R07 (AN7 / EC1)




DataSheet4U.com


8

www.DataSheet4U.com







# R02 (AN2 / SOUT)



#### R11 (INT0 / PWM3O), R12 (INT1 / BUZO) et4U.com



DataSheet4 R00 (INT3 / SCK)



DataSheet4U.com

www.DataSheet4U.com

Mar. 2005 Ver 0.2


9

DataShe




DataShe











et4U.com

# R10 (AN0 / AV<sub>REF</sub> / PWM1O)



DataSheet4U.com




www.DataSheet4U.com DataSheet4U.com


Mar. 2005 Ver 0.2

10


# X<sub>IN</sub>, X<sub>OUT</sub> (Crystal or Ceramic Resonator)



# X<sub>IN</sub>, X<sub>OUT</sub> (External RC or R oscillation)



# R33 (X<sub>IN</sub>), R34 (X<sub>OUT</sub>)



DataShe

DataSheet4U.com

4U.com
Mar. 2005 Ver 0.2

Www.DataSheet4U.com
11

# MC80F0304/08/16



# 7. ELECTRICAL CHARACE TERISTICS

# 7.1 Absolute Maximum Ratings

Supply voltage-0.3 to +6.5 V

Storage Temperature-65 to +150 ° C

Voltage on any pin with respect to Ground (V  $_{SS})$  -0.3 to  $V_{DD} \! + \! 0.3 \, V$ 

Maximum current out of V<sub>SS</sub> pin200 mA

Maximum current into V<sub>DD</sub> pin100 mA

Maximum current sunk by (I<sub>OL</sub> per I/O Pin)20 mA

Maximum output current sourced by ( $I_{OH}$  per I/O Pin) 10 mA

Maximum current ( $\Sigma I_{OL}$ )160 mA Maximum current ( $\Sigma I_{OH}$ )80 mA

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# 7.2 Recommended Operating Conditions

Parameter	Comp. al	Condition	Specifi	I I m i 4	
	Symbol	Condition	Min.	Max.	Unit
Supply Voltage	V <sub>DD</sub>	f <sub>XIN</sub> =0.4~12MHz f <sub>XIN</sub> =0.4~8MHz	4.5 2.5	5.5 5.5	V
Operating Frequency	f <sub>XIN</sub>	V <sub>DD</sub> =4.5~5.5V V <sub>DD</sub> =2.7~5.5V(MC80F03XXX) V <sub>DD</sub> =2.0~5.5V(MC80C03XXX)	0.4 0.4 0.4	12 8 4.2	MHz
Operating Temperature	T <sub>OPR</sub>	V <sub>DD</sub> =2.7~5.5V(MC80F03XXX) V <sub>DD</sub> =2.0~5.5V(MC80C03XXX)	-40	85	°C

DataShe

#### 7.3 A/D Converter Characteristics

 $(T_a=-40\sim85^{\circ} C, V_{SS}=0V, V_{DD}=2.7\sim5.5V @f_{XIN}=8MHz)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution		-	-	10	-	BIT
Overall Accuracy	-	-	-	-	±3	LSB
Integral Linearity Error	ILE		-	_	±3	LSB
Differential Linearity Error	DLE	$V_{DD} = AV_{REF} = 5V$ $CPU Clock = 10MHz$ $V_{SS} = 0V$	-	_	±3	LSB
Offset Error of Top	EOT		-	±1	±3	LSB
Offset Error of Bottom	EOB		-	±0.5	±3	LSB
Conversion Time	T <sub>CONV</sub>	-	13	-	-	μS
Analog Input Voltage	$V_{AIN}$	-	$V_{SS}$	-	V <sub>DD</sub> (AV <sub>REF</sub> )	V
Analog Reference Voltage	$AV_{REF}$	-	TBD	-	$V_{DD}$	V
Analog Input Current	I <sub>AIN</sub>	V <sub>DD</sub> = AV <sub>REF</sub> = 5V	-	-	10	μΑ

et4U.com



# **Preliminary**

# MC80F0304/08/16

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Analog Black Comment		$V_{DD} = AV_{REF} = 5V$ $V_{DD} = AV_{REF} = 3V$	-	1 0.5	3 1.5	mA
Analog Block Current	IAVDD	V <sub>DD</sub> = AV <sub>REF</sub> = 5V power down mode	-	100	500	nA

# 7.4 DC Electrical Characteristics

 $(T_A=-40\sim85^{\circ} C, V_{DD}=5.0V, V_{SS}=0V),$ 

Parameter	Symbol	Pin	Condition	Sp	ecificatio	ns	Unit	
Parameter	Symbol	PIII	Condition	Min.	Тур.	Max.	Ollit	
	V <sub>IH1</sub>	X <sub>IN</sub> , RESET		0.8 V <sub>DD</sub>	-	$V_{DD}$		
Input High Voltage	V <sub>IH2</sub>	Hysteresis Input <sup>1</sup>		0.8 V <sub>DD</sub>	-	$V_{DD}$	V	
	V <sub>IH3</sub>	Normal Input		0.7 V <sub>DD</sub>	-	$V_{DD}$		
	V <sub>IL1</sub>	X <sub>IN</sub> , RESET		0	-	0.2 V <sub>DD</sub>		
Input Low Voltage	V <sub>IL2</sub>	Hysteresis Input <sup>1</sup>		0	-	0.2 V <sub>DD</sub>	V	
	V <sub>IL3</sub>	Normal Input	-	0	-	0.3 V <sub>DD</sub>		
Output High Voltage	V <sub>OH</sub>	All Output Port	V <sub>DD</sub> =5V, I <sub>OH</sub> =-5mA	V <sub>DD</sub> -1	-	-	V	
Output Low Voltage	V <sub>OL</sub>	All Output Port	V <sub>DD</sub> =5V, I <sub>OL</sub> =10mA	-	-	1	V	
Input Pull-up Current	l <sub>P</sub>	Normal Input	V <sub>DD</sub> =5V	-70	-	-130	μΑ	
Input High	l <sub>IH1</sub>	All Pins (except X <sub>IN</sub> )	V <sub>DD</sub> =5V	-	-	5	μΑ	
Leakage Current	I <sub>IH2</sub>	X <sub>IN</sub>	V <sub>DD</sub> =5V	-	-	15	μΑ	
Input Low	I <sub>IL1</sub>	All Pins (except X <sub>IN</sub> )	V <sub>DD</sub> =5V	-5	-	-	μΑ	
Leakage Current	I <sub>IL2</sub>	X <sub>IN</sub>	V <sub>DD</sub> =5V	-15	-	-	μΑ	
Hysteresis	V <sub>T</sub>	Hysteresis Input <sup>1</sup>	V <sub>DD</sub> =5V	0.5	-	-	V	
PFD Voltage	V <sub>PFD</sub>	V <sub>DD</sub>		2.0	-	3.0	V	
Internal RC WDT Period	T <sub>RCWDT</sub>	X <sub>OUT</sub>	V <sub>DD</sub> =5.5V	36	-	90	μS	
		V	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	4	6.5	1	
Operating Current <sup>2</sup>	I <sub>DD</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	2	3	mA	
Wake-up Timer		V	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	1	2	т Л	
Mode Current	I <sub>WKUP</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	0.3	1	mA	
RCWDT Mode			V <sub>DD</sub> =5.5V	-	30	70		
Current at STOP Mode	IRCWDT	V <sub>DD</sub>	V <sub>DD</sub> =3.0V	-	5	50	μΑ	
Stan Mada Current	1	\/	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	0.5	3	^	
Stop Mode Current	I <sub>STOP</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	0.2	1	μΑ	
Internal Oscillation Frequency	T <sub>IN_CLK</sub>	X <sub>OUT</sub>	V <sub>DD</sub> =5V	3	4	5	MHz	

et4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

# MC80F0304/08/16

# **Preliminary**



Damanatan	0	Di-	0	SI	Unit		
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
External RC	f <sub>RC-OSC</sub>	$f_{XOUT} = f_{RC-OSC} \div 4$	V <sub>DD</sub> =5.5V R=30kΩ, C=10pF	0.7	-	1.5	MHz
Oscillator Frequency	f <sub>R-OSC</sub>	$f_{XOUT} = f_{R-OSC} \div 4$	$V_{DD}$ =5.5 $V$ R=30 $kΩ$	2	-	4	MHz

- $1. \ \ \ Hysteresis\ Input:\ INT0 \sim INT3(R11,R12,R03,R00), SIO(R00,R01,R02), UART(R04,R06,EC0,EC1)$
- 2. This parameter is measured in internal PROM operation at the all I/O port defined input mode.

# 7.5 AC Characteristics

 $(T_A=-40\sim+85^{\circ}C, V_{DD}=5V\pm10\%, V_{SS}=0V)$ 

Parameter	Cumbal	Pins	S	Unit		
Parameter	Symbol Pins		Min.	Тур.	Max.	Unit
Operating Frequency	$f_{CP}$	X <sub>IN</sub>	0.4	-	12	MHz
External Clock Pulse Width	$t_{CPW}$	X <sub>IN</sub>	35	-	-	nS
External Clock Transition Time	t <sub>RCP</sub> ,t <sub>FCP</sub>	X <sub>IN</sub>	-	-	20	nS
Oscillation Stabilizing Time(4Mhz)	$t_{ST}$	X <sub>IN</sub> , X <sub>OUT</sub>	-	-	20	mS
External Input Pulse Width	t <sub>EPW</sub>	INT0, INT1, INT2, INT3 EC0, EC1	2	-	-	tsys
RESET Input Width	t <sub>RST</sub>	RESET DataSheet4U.com	8	-	-	t <sub>SYS</sub>

et4U.com

DataShe




Figure 7-1 Timing Chart

DataSheet4U.com

14

www.DataSheet4U.com



**Preliminary** 

MC80F0304/08/16

# 7.6 Typical Characteristics

These graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (e.g. outside specified  $V_{DD}$  range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 30) and (mean –

 $3\sigma$ ) respectively where  $\sigma$  is standard deviation

**TBD** 

et4U.com

DataSheet4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

### 8. MEMORY ORGANIZATION

The MC80F0304/0308/0316 has separate address spaces for Program memory and Data Memory. 4K bytes program memory can only be read, not written to.

Data memory can be read and written to up to 256 bytes including the stack area.

# 8.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.




Figure 8-1 Configuration of Registers

Accumulator: The Accumulator is the 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y Register as shown below.




Figure 8-2 Configuration of YA 16-bit Register


**X, Y Registers**: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.

**Stack Pointer**: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be accessed (save or restore).

Generally, SP is automatically updated when a subroutine

call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within  $1C0_H$  to  $1FF_H$  of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of " $FF_H$ " is used.



er, tem- **Note:** The Stack Pointer must be initialized by software be-DataSheet4 cause its value is undefined after Reset.

DataShe

Example: To initialize the SP

LDX #0FFH ; SP 
$$\leftarrow$$
 FFH

**Program Counter**: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address (PC<sub>H</sub>:0FF<sub>H</sub>, PC<sub>L</sub>:0FE<sub>H</sub>).

**Program Status Word**: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 8-3 . It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.

[Carry flag C]

This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

[Zero flag Z]

This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.

aSheet4U.com www.DataSheet4U.com

16 Mar. 2005 Ver 0.2

et4U.com

#### MC80F0304/08/16




Figure 8-3 PSW (Program Status Word) Register

#### [Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.

#### [Half carry flag H]

After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit heet can not be set or cleared except CLRV instruction with Overflow flag (V).

# [Break flag B]

et4U.com

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector address.

# [Direct page flag G]

This flag assigns RAM page for direct addressing mode. In the direct addressing mode, addressing area is from zero page  $00_{\rm H}$  to  $0{\rm FF_H}$  when this flag is "0". If it is set to "1", addressing area is assigned  $100_{\rm H}$  to  $1{\rm FF_H}$ . It is set by SETG instruction and cleared by CLRG.

# [Overflow flag V]

This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds  $+127(7F_{\rm H})$  or  $-128(80_{\rm H})$ . The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.

#### [Negative flag N]

This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.

DataShe

ataSheet4U.com www.DataSheet4U.com

MC80F0304/08/16 Preliminary






Figure 8-4 Stack Operation

et4U.com

DataShe

DataSheet4U.com 18 www.DataSheet4U.com

# 8.2 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but this device has 4K/8K/16K bytes program memory space only physically implemented. Accessing a location above FFFF<sub>H</sub> will cause a wrap-around to  $0000_{\rm H}$ .

Figure 8-5, shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address  $FFFE_H$  and  $FFFF_H$  as shown in Figure 8-6.

As shown in Figure 8-5, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program





Figure 8-5 Program Memory Map

Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL:  $0 FFCO_H$  for TCALL15,  $0 FFCO_H$  for TCALL14, etc., as shown in Figure 8-7 .

Example: Usage of TCALL



The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location  $0FFFC_H$ . The interrupt service locations spaces 2-byte interval:  $0FFFA_H$  and  $0FFFB_H$  for External Interrupt 1,  $0FFFC_H$  and  $0FFFD_H$  for External Interrupt 0, etc.

Data Sheet 4 Any area from 0FF00<sub>H</sub> to 0FFFF<sub>H</sub>, if it is not going to be used, its service location is available as general purpose Program Memory.

DataShe

Address	Vector Area Memory
0FFE0 <sub>H</sub>	Basic Interval Timer
E2	Watchdog Timer Interrupt
E4	A/D Converter
E6	-
E8	Timer/Counter 3 Interrupt
EA	Timer/Counter 2 Interrupt
EC	Timer/Counter 1 Interrupt
EE	Timer/Counter 0 Interrupt
F0	Serial Input/Output (SIO)
F2	UART Tx interrupt
F4	UART Rx interrupt
F6	External Interrupt 3
F8	External Interrupt 2
FA	External Interrupt 1
FC	External Interrupt 0
FE	RESET


taSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2

et4U.com



**Figure 8-6 Interrupt Vector Area** 




et4U.com

DataShe


Figure 8-7 PCALL and TCALL Memory Area

# **PCALL**→rel

4F35 PCALL 35H



#### TCALL→n



Example: The usage software example of Vector address

DataSheet4U.com

www.DataSheet4U.com

20

# 8.3 Data Memory

Figure 8-1 shows the internal Data Memory space available. Data Memory is divided into three groups, a user RAM, control registers, and Stack memory.




Figure 8-1 Data Memory Map

#### **User Memory**

et4U.com

The MC80F0304/0308/0316 has  $256 \times 8$  bits for the user memory (RAM). RAM pages are selected by RPR (See Figure 8-2).

Note: After setting RPR(RAM Page Select Register), be sure to execute SETG instruction. When executing CLRG instruction, be selected PAGE0 regardless of RPR.

#### **Control Registers**

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/counters, analog to digital converters and I/O ports. The control registers are in address range of 0C0<sub>H</sub> to 0FF<sub>H</sub>.

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect

More detailed informations of each register are explained in each peripheral section.

Note: Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction, for example "LDM".

Example; To write at CKCTLR

CKCTLR, #0AH; Divide ratio (÷32)

#### Stack Area

The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The save/restore locations in the stack are determined by the stack pointed (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save. Refer to Figure 8-4 on page 18.




Figure 8-2 RPR(RAM Page Select Register)

www.DataSheet4U.com

Mar. 2005 Ver 0.2 21

DataSheet4U.com

DataShe

MC80F0304/08/16 **Preliminary** 



A ddrago	Dogistor Name	Symbol	R/W			Init	ial	Va	lue	)		Addressing	
Address	Register Name	Symbol	FK/VV	7	6	5	4	3	2	1	0	Mode	
00C0	R0 port data register	R0	R/W	0	0	0	0	0	0	0	0	byte, bit <sup>1</sup>	
00C1	R0 port I/O direction register	R0IO	W	0	0	0	0	0	0	0	0	byte <sup>2</sup>	
00C2	R1 port data register	R1	R/W	0	0	0	0	0	0	0	0	byte, bit	
00C3	R1 port I/O direction register	R1IO	W	0	0	0	0	0	0	0	0	byte	
00C4	R2 port data register	R2	R/W	0	0	0	0	0	0	0	0	byte, bit	
00C5	R2 port I/O direction register	R2IO	W	0	0	0	0	0	0	0	0	byte	
00C6	R3 port data register	R3	R/W	-	-	-	0	0	0	0	0	byte, bit	
00C7	R3 port I/O direction register	R3IO	W	-	-	-	0	0	0	0	0	byte	
00C8	Port 0 Open Drain Selection Register	R0OD	R/W	0	0	0	0	0	0	0	0	byte, bit	
00C9	Port 1 Open Drain Selection Register	R10D	W	0	0	0	0	0	0	0	0	byte	
00CA	Port 2 Open Drain Selection Register	R2OD	W	0	0	0	0	0	0	0	0	byte	
00CB	Port 3 Open Drain Selection Register	R3OD	W	-	-	-	0	0	0	0	0	byte	
00D0	Timer 0 mode control register	TM0	R/W	-	-	0	0	0	0	0	0	byte, bit	
	Timer 0 register	T0	R	0	0	0	0	0	0	0	0		
00D1	Timer 0 data register DataSh	TDR0 eet4U.com	W	1	1	1	1	1	1	1	1	byte	
	Timer 0 capture data register	CDR0	R	0	0	0	0	0	0	0	0		
00D2	Timer 1 mode control register	TM1	R/W	0	0	0	0	0	0	0	0	byte, bit	
00D3	Timer 1 data register	TDR1	W	1	1	1	1	1	1	1	1	byte	
0003	Timer 1 PWM period register	T1PPR	W	1	1	1	1	1	1	1	1	byte	
	Timer 1 register	T1	R	0	0	0	0	0	0	0	0	byte	
00D4	Timer 1 capture data register	CDR1	R	0	0	0	0	0	0	0	0	Dyte	
	Timer 1 PWM duty register	T1PDR	R/W	0	0	0	0	0	0	0	0	byte	
00D5	Timer 1 PWM high register	T1PWHR	W	-	-	-	-	0	0	0	0	bit	
00D6	Timer 2 mode control register	TM2	R/W	-	-	0	0	0	0	0	0	byte, bit	
	Timer 2 register	T2	R	0	0	0	0	0	0	0	0		
00D7	Timer 2 data register	TDR2	W	1	1	1	1	1	1	1	1	byte	
	Timer 2 capture data register	CDR2	R	0	0	0	0	0	0	0	0		
00D8	Timer 3 mode control register	TM3	R/W	0	0	0	0	0	0	0	0	byte, bit	
00D9	Timer 3 data register	TDR3	W	1	1	1	1	1	1	1	1	byto	
บบบร	Timer 3 PWM period register	T3PPR	W	1	1	1	1	1	1	1	1	byte	

**Table 8-1 Control Registers** 

DataShe

DataSheet4U.com

et4U.com

www.DataSheet4U.com

MagnaChipi

# **Preliminary**

MC80F0304/08/16

Address	Register Name	Symbol	R/W			Init	ial	Va	lue	)		Addressing		
Audicss	Register Nume	Oymboi	1000	7	6	5	4	3	2	1	0	Mode		
	Timer 3 register	Т3	R	0	0	0	0	0	0	0	0			
00DA	Timer 3 PWM duty register	T3PDR	R/W	0	0	0	0	0	0	0	0	byte		
	Timer 3 capture data register	CDR3	R	0	0	0	0	0	0	0	0			
00DB	Timer 3 PWM high register	T3PWHR	W	-	-	-	-	0	0	0	0	byte		
00E0	Buzzer driver register	BUZR	W	1	1	1	1	1	1	1	1	byte		
00E1	RAM page selection register	RPR	R/W	-	-	-	-	-	0	0	0	byte, bit		
00E2	SIO mode control register	SIOM	R/W	0	0	0	0	0	0	0	1	byte, bit		
00E3	SIO data shift register	SIOR	R/W			Uı	nde	efin	ed			byte, bit		
00E6	UART mode register	ASIMR	R/W	0	0	0	0	-	0	0	-	byte, bit		
00E7	UART status register	ASISR	R	-	-	-	-	-	0	0	0	byte		
00E8	UART Baud rate generator control register	BRGCR	R/W	-	0	0	1	0	0	0	0	byte, bit		
0050	UART Receive buffer register	RXBR	R	0	0	0	0	0	0	0	0	h. 4-		
00E9	UART Transmit shift register	TXSR	W	1	1	1	1	1	1	1	1	byte		
00EA	Interrupt enable register high	IENH	R/W	0	0	0	0	0	0	0	0	byte, bit		
00EB	Interrupt enable register low	IENL	R/W	0	0	0	0	0	0	0	0	byte, bit		
00EC	Interrupt request register high	IRQH	R/W	0	0	0	0	0	0	0	0	byte, bit		
00ED	Interrupt request register low DataSh	eetikacom	R/W	0	0	0	0	0	0	0	0	byte, bit		
00EE	Interrupt edge selection register	IEDS	R/W	0	0	0	0	0	0	0	0	byte, bit		
00EF	A/D converter mode control register	ADCM	R/W	0	0	0	0	0	0	0	1	byte, bit		
00F0	A/D converter result high register	ADCRH	R(W)	0	1	0	ı	Und	defi	ne	b	byte		
00F1	A/D converter result low register	ADCRL	R			Uı	nde	efin	ed			byte		
0050	Basic interval timer register	BITR	R			Uı	nde	efin	ed			huda		
00F2	Clock control register	CKCTLR	W	0	-	0	1	0	1	1	1	byte		
0054	Watch dog timer register	WDTR	W	0	1	1	1	1	1	1	1	huto		
00F4	Watch dog timer data register	WDTDR	R		1	Uı	nde	efin	ed	1	I	byte		
00F5	Stop & sleep mode control register	SSCR	W	0	0	0	0	0	0	0	0	byte		
00F7	PFD control register	PFDR	R/W	-	-	-	-	-	0	0	0	byte, bit		
00F8	Port selection register 0	PSR0	W	0	0	0	0	0	0	0	0	byte		
00F9	Port selection register 1	PSR1	W	-	-	-	-	0	0	0	0	byte		
00FC	Pull-up selection register 0	PU0	W	0	0	0	0	0	0	0	0	byte		
00FD	Pull-up selection register 1	PU1	W	0	0	0	0	0	0	0	0	byte		
00FD	pull-up selection register 2	PU2	W	0	0	0	0	0	0	0	0	byte		
00FF	Pull-up selection register 3	PU3	W	-	-	0	0	0	0	0	0	byte		

**Table 8-1 Control Registers** 

DataShe

DataSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2 23

et4U.com

# **Preliminary**



- The 'byte, bit' means registers are controlled by both bit and byte manipulation instruction. Caution) The R/W register except T1PDR and T3PDR are both can be byte and bit manipulated.
- The 'byte' means registers are controlled by only byte manipulation instruction. Do not use bit manipulation instruction such as SET1, CLR1 etc. If bit manipulation instruction is used on these registers, content of other seven bits are may varied to unwanted value.

<sup>\*</sup>The mark of '-' means this bit location is reserved.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0C0H	R0	R0 Port Dat	ta Register					*				
0C1H	R0IO	R0 Port Dire	Port Direction Register									
0C2H	R1	R1 Port Dat	Port Data Register									
0C3H	R1IO	R1 Port Dire	ection Regis	ter								
0C4H	R2	R2 Port Dat	ta Register									
0C5H	R2IO	R2Port Data	a Register									
0C6H	R3	R3 Port Dat	ta Register									
0C7H	R3IO	R3 Port Dire	ection Regis	ter								
0C8H	R0OD	R0 Open D	rain Selectio	n Register								
0C9H	R10D	R1 Open D	rain Selectio	n Register								
0CAH	R2OD	R2 Open D	rain Selectio	n Register								
0CBH	R3OD	R3 Open D	rain Selectio	n Register								
0D0H	TM0	-	-	CAP0	T0CK2	T0CK1	T0CK0	T0CN	TOST			
0D1H	T0/TDR0/ CDR0	Timer0 Reg	Timer0 Register / Timer0 Data Register / Timer0 Capture Data Register									
0D2H	TM1	POL	16BIT	PWM1E	CAP1	T1CK1	T1CK0	T1CN	T1ST			
0D3H	TDR1/ T1PPR	Timer1 Data	a Register / <sup>-</sup>	Timer1 PWM	Period Regi	ster						
0D4H	T1/CDR1	Timer1 Reg	ister / Timer	1 Capture Da	ata Register							
0D5H	PWM1HR	-	-	-	-	Т	imer1 PWM	High Registe	er			
0D6H	TM2	-	-	CAP2	T2CK2	T2CK1	T2CK0	T2CN	T2ST			
0D7H	T2/TDR2/ CDR2	Timer2 Reg	jister / Timer	2 Data Regis	ster / Timer2	Capture Data	a Register					
0D8H	TM3	POL	16BIT	PWM3E	CAP3	T3CK1	T3CK0	T3CN	T3ST			
0D9H	TDR3/ T3PPR	Timer3 Data	a Register / <sup>-</sup>	Timer3 PWM	Period Regi	ster						
0DAH	T3/CDR3/ T3PDR	Timer3 Reg	jister / Timer	3 Capture Da	ata Register /	Timer3 PW	M Duty Regi	ster				
0DBH	PWM3HR	-	-	-	-	Timer3 PW	M High Regi	ster				
0E0H	BUZR	BUCK1	BUCK0	BUR5	BUR4	BUR3 BUR2 BUR1 E						
0E1H	RPR	-	-	-	-	-	RPR2	RPR1	RPR0			
0E2H	SIOM	POL	IOSW	SM1	SM0	SCK1	SCK0	SIOST	SIOSF			

**Table 8-2 Control Register Function Description** 

DataShe

DataSheet4U.com

24

Mar. 2005 Ver 0.2

et4U.com

MagnaChipi

# **Preliminary**

MC80F0304/08/16

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0E3H	SIOR	SIO Data S	hift Register									
0E6H	ASIMR	TXE0	RXE0	PS01	PS00	ī	SL0	ISRM0	1			
0E7H	ASISR	-	-	-	-	-	PE0	FE0	OVE0			
0E8H	BRGCR0	-	TPS02	TPS01	TPS00	MLD03	MLD02	MLD01	MLD00			
0E9H	RXR	UART Rece	eive Buffer R	egister								
UESH	TXR	UART Tran	smit Shift Re	gister								
0EAH	IENH	INT0E	INT1E	INT2E	INT3E	RXE	TXE	SIOE	T0E			
0EBH	IENL	T1E	T2E	T3E	T4E	ADCE	WDTE	WTE	BITE			
0ECH	IRQH	INT0IF	INT1IF	INT2IF	INT3IF	RXIF	TXIF	SIOIF	T0IF			
0EDH	IRQL	T1IF	T2IF	T3IF	T4IF	ADCIF	WDTIF	WTIF	BITIF			
0EEH	IEDS	IED3H	IED3L	IED2H	IED2L	IED1H	IED1L	IED0H	IED0L			
0EFH	ADCM	ADEN	ADCK	ADS3	ADS2	ADS1	ADS0	ADST	ADSF			
0F0H	ADCRH	PSSEL1	PSSEL0	ADC8	-	-	- ADC Result Reg. High					
0F1H	ADCRL	ADC Result	t Register Lo	W								
0F2H	BITR <sup>1</sup>	Basic Interval Timer Data Register										
UFZH	CKCTLR <sup>1</sup>	ADRST	-	RCWDT	WDTON	BTCL	BTS2	BTS1	BTS0			
0F4H	WDTR	WDTCL	7-bit Watch	dog Timer R	egister							
UF4H	WDTDR	Watchdog 7	Γimer Data R	tegister (Cou	nter Register	.)						
0F5H	SSCR	Stop & Slee	p Mode Con	trol Register								
0F7H	PFDR	-	-	1	-	1	PFDEN	PFDM	PFDS			
0F8H	PSR0	PWM3O	PWM10	EC1E	EC0E	INT3E	INT2E	INT1E	INT0E			
0F9H	PSR1	-	-	1	-	XTEN	BUZO	T2O	T0O			
0FCH	PU0	R0 Pull-up Selection Register										
0FDH	PU1	R1 Pull-up	Selection Re	gister								
0FEH	PU2	R2 Pull-up	Selection Re	gister								
0FFH	PU3	R3 Pull-up Selection Register										

et4U.com

DataShe

# **Table 8-2 Control Register Function Description**

Caution) The registers of dark-shaded area can not be accessed by bit manipulation instruction such as "SET1, CLR1", but should be accessed by register operation instruction such as "LDM dp,#imm".

DataSheet4U.com www.DataSheet4U.com

<sup>1.</sup> The register BITR and CKCTLR are located at same address. Address ECH is read as BITR, written to CKCTLR.

# 8.4 Addressing Mode

The MC8 series MCU uses six addressing modes;

- Register addressing
- · Immediate addressing
- · Direct page addressing
- · Absolute addressing
- · Indexed addressing
- Register-indirect addressing

### 8.4.1 Register Addressing

Register addressing accesses the A, X, Y, C and PSW.


### 8.4.2 Immediate Addressing →#imm

In this mode, second byte (operand) is accessed as a data immediately.

#### Example:

et4U.com


0435 ADC #35H



When G-flag is 1, then RAM address is defined by 16-bit address which is composed of 8-bit RAM paging register (RPR) and 8-bit immediate data.

#### Example: G=1

E45535 LDM 35H, #55H




#### 8.4.3 Direct Page Addressing →dp

In this mode, a address is specified within direct page.

Example; G=0

C535 35H LDA ; A ← RAM [35H]



### 8.4.4 Absolute Addressing →!abs


Absolute addressing sets corresponding memory data to Data, i.e. second byte (Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address.

DataSheet4 With 3 bytes command, it is possible to access to whole memory area.

> ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

#### Example;

0735F0 ADC !OF035H ;A ←ROM[0F035H]



The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address 0135<sub>H</sub> regardless of G-flag.

www.DataSheet4U.com 26

Mar. 2005 Ver 0.2

DataShe


DataSheet4U.com




# **Preliminary**

# MC80F0304/08/16

983501 INC !0135H ;A ←ROM[135H]





#### 8.4.5 Indexed Addressing

# X indexed direct page (no offset) $\rightarrow$ {X}

In this mode, a address is specified by the X register.
ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA

Example;  $X=15_H$ , G=1

D4 LDA {X}

;ACC←RAM[X].

### X indexed direct page (8 bit offset) →dp+X


This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.


ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; G=0, X=0F5<sub>H</sub>

C645 LDA 45H+X

et4U.com





# DataShe

# X indexed direct page, auto increment $\rightarrow$ {X}+

In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA

Example; G=0,  $X=35_H$ 

DB LDA {X}+

#### Y indexed direct page (8 bit offset) →dp+Y

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.

This is same with above (2). Use Y register instead of X.

#### Y indexed absolute →!abs+Y

Sets the value of 16-bit absolute address plus Y-register data as Memory. This addressing mode can specify memory in whole area.

Example; Y=55<sub>H</sub>


taSheet4U.com www.DataSheet4U.com


### MC80F0304/08/16

# **Preliminary**



D500FA !OFAOOH+Y LDA





### 8.4.6 Indirect Addressing

# Direct page indirect →[dp]

Assigns data address to use for accomplishing command which sets memory data (or pair memory) by Operand. Also index can be used with Index register X,Y.

JMP, CALL

et4U.com

Example; G=0

3F35 JMP [35H]

# Y indexed indirect →[dp]+Y


ADC


Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, Y=10<sub>H</sub>

1725 ADC [25H] + Y





# DataShe

# X indexed indirect $\rightarrow$ [dp+X]

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, X=10<sub>H</sub>

#### Absolute indirect →[!abs]

The program jumps to address specified by 16-bit absolute address.

**JMP** 

Example; G=0

DataSheet4U.com 28 Mar. 2005 Ver 0.2


www.DataSheet4U.com



**Preliminary** 

MC80F0304/08/16

1F25E0 JMP [!OC025H]



et4U.com

DataSheet4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com



#### **9. I/O PORTS**

The HMS83F012/022 has three ports (R0, R1 and R3). These ports pins may be multiplexed with an alternate function for the peripheral features on the device. All port can drive maximum 20mA of high current in output low state, so it can directly drive LED device.

All pins have data direction registers which can define these ports as output or input. A "1" in the port direction register configure the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify it as input pin. For example, to use the even numbered bit of R0 as output ports and the odd numbered bits as input ports, write "55 $_{\rm H}$ " to address 0C1 $_{\rm H}$  (R0 port direction register) during initial setting as shown in Figure 9-1 .

All the port direction registers in the HMS83F012/022 have 0 written to them by reset function. On the other hand,

its initial status is input.




Figure 9-1 Example of port I/O assignment

# 9.1 R0 and R0IO register

R0 is an 8-bit CMOS bidirectional I/O port (address 0C0<sub>H</sub>). Each I/O pin can independently used as an input or an output through the R0IO register (address 0C1<sub>H</sub>). When R00 through R07 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 1-bit units

with a pull-up selection register 0 (PU0). Each I/O pin of R0 port can be used to open drain output port by setting the corresponding bit of the open drain selection register 0 (R0OD).

DataSheet4U.com ADDRESS: 0C0<sub>H</sub> ADDRESS: 0F8H **R0 Data Register** RESET VALUE: 00H RESET VALUE: 0000 0000B R07 R06 R05 R04 R03 R02 R01 R00 R0 PSR0 WM30EPWM10E EC1E EC0E INT3E INT2E INT1E INT0E Input / Output data Port / INT Selection 0: R11, R12, R03, R00 1: INT0, INT1,INT2, INT3 ADDRESS: 0C1<sub>H</sub> **R0** Direction Register RESET VALUE: 00H Port / EC Selection R0IO 0: R04, R07 1: EC0. EC1 Port Direction 0: Input Port / PWM Selection 1: Output 0. R10 R11 1: PWM10, PWM30 R0 Pull-up ADDRESS: 0FCH Selection Register RESET VALUE: 00H ADDRESS: 0F9H PUO RESET VALUE: -- 0000<sub>R</sub> PSR1 AVREFS BUZOE T2OE T0OE Pull-up Resister Selection 0: Disable Port / TO Selection 1: Enable 0: R04, R07 1: EC0, EC1 R0 Open Drain ADDRESS: 0C8<sub>H</sub> Selection Register RESET VALUE: 00H R12/BUZO Selection 0: R12 port (Turn off buzzer) R<sub>0</sub>OD 1: BUZO port (Turn on buzzer) R10 / AV<sub>REF</sub> Selection Open Drain Resister Selection 0: R10 port 0: Disable 1: AV<sub>REF</sub> port 1: Enable

et4U.com

DataShe

Sheet/II com www.DataSheet4U.com

Mar. 2005 Ver 0.2

30

DataShe

Figure 9-2 R0 Port Register

In addition, Port R0 is multiplexed with various alternate functions. The port selection register PSR0 (address 0F8<sub>H</sub>) and PSR1 (address 0F9<sub>H</sub>) control the selection of alternate functions such as external interrupt 3 (INT3), external interrupt 2 (INT2), event counter input 0 (EC0), timer 0 output (T0O), timer 2 output (T2O) and event counter input 1 (EC1). When the alternate function is selected by writing "1" in the corresponding bit of PSR0 or PSR1, port pin can be used as a corresponding alternate features regardless of the direction register R0IO.

The ADC input channel  $1\sim7$  (AN1 $\sim$ AN7), SIO data input (SI), SIO data output (SOUT) and UART data input (RXD), UART data output (TXD) and UART clock input (ACLK) can be selected by setting ADCM(00EF<sub>H</sub>), SI-OM(00E2<sub>H</sub>) and ASIMR(00E6<sub>H</sub>) register to enable the corresponding peripheral operation and select operation mode.

Port Pin	Alternate Function
R00-	INT3 (External interrupt 3)
	SCK (SIO clock input/output)
R01	AN1(ADC Input channel 1)
	SI (SIO data input)I
R02	AN2 (ADC Input channel 2)
	SOUT (SIO data output)
R03	AN3 (ADC Input channel 3)
	INT2 (External interrupt 2)
R04	AN4 (ADC Input channel 4)
	EC0 (Event counter input 0)
	RXD (UART data input)
R05	AN5 (ADC Input channel 5)
	T0O (Timer output 0)
	TXD (UART data output)
R06	AN6 (ADC Input channel 6)
	T2O (Timer output 2)
	ACLK (UART clock input)
R07	AN7 (ADC Input channel 7)
	EC1 (Event counter input 1)

et4U.com

### 9.2 R1 and R1IO register

R1 is a 5-bit CMOS bidirectional I/O port (address 0C2<sub>H</sub>). Each I/O pin can independently used as an input or an output through the R1IO register (address 0C3<sub>H</sub>). When R10 through R17 pins are used as input ports, an on-chip pull-

up resistor can be connected to them in 1-bit units with a pull-up selection register 1 (PU1). Each I/O pin of R1 port can be used to open drain output port by setting the corresponding bit of the open drain selection register 1 (R1OD).

In addition, Port R1 is multiplexed with various alternate functions. The port selection register PSR0 (address 0F8<sub>H</sub>) and PSR1 (address 0F9<sub>H</sub>) control the selection of alternate functions such as Analog reference voltage input (AVREF), external interrupt 0 (INT0), external interrupt 1 (INT1), PWM 1 output (PWM1O), PWM 3 output (PWM3O) and buzzer output (BUZO). When the alternate function is selected by writing "1" in the corresponding bit of PSR0 or PSR1, port pin can be used as a corresponding alternate features regardless of the direction register R1IO.

The ADC input channel 0 (AN0) and channel 8(AN8) can be selected by setting ADCM(00EF<sub>H</sub>) register to enable

ADC and select channel 0 and channel 8.

Port Pin	Alternate Function
R10	AN0 (ADC input channel 0)
	AVREF (Analog reference voltage)
R11	PWM1O (PWM 1 output)
	INT0 (External Interrupt 0)
R12	PWM3O (PWM 3 output)
	INT1 (External Interrupt 1)
	BUZO (Buzzer output)
R13	-
R14	-
R15	-
R16	-
R17	AN8

ataSheet4U.com www.DataSheet4U.com

MC80F0304/08/16 Preliminary






Figure 9-3 R1 Port Register

et4U.com

www.DataSheet4U.com

DataShe

# 9.3 R2 and R2IO register

R2 is an 8-bit CMOS bidirectional I/O port (address  $0C4_H$ ). Each I/O pin can independently used as an input or an output through the R3IO register (address  $0C5_H$ ). When R20 through R27 pins are used as input ports, an onchip pull-up resistor can be connected to them in 1-bit units with a pull-up selection register 2 (PU2). R20 through R27 pins can be used to open drain output port by setting the corresponding bit of the open drain selection register 2 (R2OD).

In addition, Port R2 is multiplexed with alternate functions. R23 R24,R25,and R26 can be used as ADC input channel 9 to 12 by setting ADCM to enable ADC and select channel 9 to 12.

Port Pin	Alternate Function
R20	-
R21	-
R22	-
R23	AN9 (ADC input channel 9)
R24	AN10 (ADC input channel 10)
R25	AN11 (ADC input channel 11)
R26	AN12 (ADC input channel 12)
R27	- · · · · · · · · · · · · · · · · · · ·

ADDRESS: 0C4<sub>H</sub> **R2 Data Register** RESET VALUE: 00H R27 R26 R25 R24 R23 R22 R21 R20 R2 Input / Output data ADDRESS: 0C5<sub>H</sub> **R2 Direction Register** RESET VALUE: 00<sub>H</sub> R2IO Port Direction 0: Input 1: Output R2 Pull-up Selection Register ADDRESS: 0FE<sub>H</sub> RESET VALUE: 00<sub>H</sub> PU<sub>2</sub> Pull-up Resister Selection 0: Disable 1: Enable ADDRESS: 0CA<sub>H</sub> RESET VALUE: 00<sub>H</sub> R2 Open Drain Selection Register R2OD Open Drain Resister Selection 0: Disable 1: Enable

et4U.com

DataSheet4

DataShe

taSheet4U.com www.DataSheet4U.com




# 9.4 R3 and R3IO register

R3 is a 6-bit CMOS bidirectional I/O port (address 0C6<sub>H</sub>). Each I/O pin (except R35) can independently used as an input or an output through the R3IO register (address 0C7<sub>H</sub>). R35 is an input only port. When R30 through R35 pins are used as input ports, an on-chip pull-up resistor can be connected to them in 1-bit units with a pull-up selection register 3 (PU3). R30 through R34 pins can be used to open drain output port by setting the corresponding bit of the open drain selection register 1 (R3OD).

In addition, Port R3 is multiplexed with alternate functions. R30 R31, and R32 can be used as ADC input channel 13,14 and 15 by setting ADCM to enable ADC and select channel 13,14 and 15.

Port Pin	Alternate Function
R30	AN13 (ADC input channel 13)
R31	AN14 (ADC input channel 14)
R32	AN15 (ADC input channel 15)

R33, R34 and R35 is multiplexd with  $X_{IN}$ ,  $X_{OUT}$ , and  $\overline{RE}$ - $\overline{SET}$  pin .



et4U.com

DataSheet4U

www.DataSheet4U.com

DataShe

et4U.com

DataSheet4U.com

DataShe

### 10. CLOCK GENERATOR

As shown in Figure 10-1, the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. It contains main-frequency clock oscillator. The system clock operation can be easily obtained by attaching a crystal or a ceramic resonator between the  $X_{\rm IN}$  and  $X_{\rm OUT}$  pin, respectively. The system clock can also be obtained from the external oscillator. In this case, it is necessary to input a external clock signal to the  $X_{\rm IN}$  pin and open the  $X_{\rm OUT}$  pin. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuit-

ry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

To the peripheral block, the clock among the not-divided original clock, clocks divided by 1, 2, 4, ..., up to 4096 can be provided. Peripheral clock is enabled or disabled by STOP instruction. The peripheral clock is controlled by clock control register (CKCTLR). See "11. BASIC INTERVAL TIMER" on page 37 for details.




Figure 10-1 Block Diagram of Clock Generator

#### 10.1 Oscillation Circuit

 $X_{\rm IN}$  and  $X_{\rm OUT}$  are the input and output, respectively, a inverting amplifier which can be set for use as an on-chip oscillator, as shown in Figure 10-2 .




Figure 10-2 Oscillator Connections

**Note:** When using a system clock oscillator, carry out wiring in the broken line area in Figure 10-2 to prevent any effects from wiring capacities.

- Minimize the wiring length.
- Do not allow wiring to intersect with other signal conductors.
- Do not allow wiring to come near changing high current.
- Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground to any ground pattern where high current is present.
- Do not fetch signals from the oscillator.

J.com www.DataSheet4U.com

n addition, see Figure 10-3 for the layout of the crystal.




Figure 10-3 Layout of Oscillator PCB circuit

To drive the device from an external clock source, Xout should be left unconnected while Xin is driven as shown in Figure 10-4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and heet4l ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.




Figure 10-4 External Clock Connections

In addition, the HMS83F012/022 has an ability for the external RC oscillated operation. It offers additional cost savings for **timing insensitive applications**. The RC oscillator frequency is a function of the supply voltage, the external resistor ( $R_{\rm EXT}$ ) and capacitor ( $C_{\rm EXT}$ ) values, and the operating temperature.

The user needs to take into account variation due to tolerance of external R and C components used.

Figure 10-5 shows how the RC combination is connected to the HMS83F012/022. External capacitor (C<sub>EXT</sub>) can be

omitted for more cost saving. However, the characteristics of external R only oscillation are more variable than external RC oscillation.





Figure 10-5 RC Oscillator Connections



DataShe

Figure 10-6 R Oscillator Connections

To use the RC oscillation, the CLK option of the configuration bits (20FF<sub>H</sub>) should be set to "EXRC or EXRCXO".

The oscillator frequency, divided by 4, is output from the Xout pin, and can be used for test purpose or to synchronize other logic.

In addition to external crystal/resonator and external RC/R oscillation, the HMS83F012/022 provides the internal 4MHz or 2MHz oscillation. The internal 4MHz/2MHz oscillation needs no external parts.

To use the internal 4MHz/2MHz oscillation, the CLK option of the configuration bits should be set to "IN4MCLK", "IN2MCLK", "IN4MCLKXO" or "IN2MCLKXO". For detail description on the configuration bits, refer to "23.. Device Configuration Area" on page 100

www.DataSheet4U.com

36 Mar. 2005 Ver 0.2

#### 11. BASIC INTERVAL TIMER

The HMS83F012/022 has one 8-bit Basic Interval Timer that is free-run and can not stop. Block diagram is shown in Figure 11-1. In addition, the Basic Interval Timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITIF).

The 8-bit Basic interval timer register (BITR) is increased every internal count pulse which is divided by prescaler. Since prescaler has divided ratio by 8 to 1024, the count rate is 1/8 to 1/1024 of the oscillator frequency. As the count overflow from FFH to 00H, this overflow causes the interrupt to be generated.

The Basic Interval Timer is controlled by the clock control register (CKCTLR) shown in Figure 11-2. If the RCWDT bit is set to "1", the clock source of the BITR is changed to the internal RC oscillation.

When write "1" to bit BTCL of CKCTLR, BITR register is cleared to "0" and restart to count-up. The bit BTCL becomes "0" after one machine cycle by hardware.

If the STOP instruction executed after writing "1" to bit RCWDT of CKCTLR, it goes into the internal RC oscillated watchdog timer mode. In this mode, all of the block is halted except the internal RC oscillator, Basic Interval Timer and Watchdog Timer. More detail informations are explained in Power Saving Function. The bit WDTON decides Watchdog Timer or the normal 7-bit timer.

Source clock can be selected by lower 3 bits of CKCTLR.

BITR and CKCTLR are located at same address, and address 0F2<sub>H</sub> is read as a BITR, and written to CKCTLR.

**Note:** All control bits of Basic interval timer are in CKCTLR register which is located at same address of BITR (address EC<sub>H</sub>). Address EC<sub>H</sub> is read as BITR, written to CKCTLR. Therefore, the CKCTLR can not be accessed by bit manipulation instruction.




Figure 11-1 Block Diagram of Basic Interval Timer

et4U.com

DataShe

4U.com
Mar. 2005 Ver 0.2

37



CKCTLR [2:0]	Source clock	Interrupt (overflow) Period (ms) @ f <sub>XIN</sub> = 8MHz
000 001 010 011 100 101 110	f <sub>XIN</sub> ÷8 f <sub>XIN</sub> ÷16 f <sub>XIN</sub> ÷32 f <sub>XIN</sub> ÷64 f <sub>XIN</sub> ÷128 f <sub>XIN</sub> ÷256 f <sub>XIN</sub> ÷512 f <sub>XIN</sub> ÷1024	0.256 0.512 1.024 2.048 4.096 8.192 16.384 32.768

**Table 11-1 Basic Interval Timer Interrupt Period** 




Figure 11-2 BITR: Basic Interval Timer Mode Register

Example 1:

Example 2:

Interrupt request flag is generated every 8.192ms at 4MHz.

Interrupt request flag is generated every 8.192ms at 8MHz.

DataSheet4U.com 38

et4U.com

www.DataSheet4U.com

DataShe

Mar. 2005 Ver 0.2

DataSheet4U.com

DataShe

#### 12. WATCHDOG TIMER

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state. The watchdog timer signal for detecting malfunction can be selected either a reset CPU or a interrupt request.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

The watchdog timer has two types of clock source. The first type is an on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external oscillator of the  $X_{\rm IN}$  pin. It means that the watchdog timer will run, even if the clock on the  $X_{\rm IN}$  pin of the device has been stopped, for example, by entering the STOP mode. The other type is a prescaled system clock.

The watchdog timer consists of 7-bit binary counter and the watchdog timer data register. When the value of 7-bit binary counter is equal to the lower 7 bits of WDTR, the interrupt request flag is generated. This can be used as Watchdog timer interrupt or reset the CPU in accordance with the bit WDTON.

The RC oscillated watchdog timer is activated by setting the bit RCWDT as shown below.

```
LDM CKCTLR, #3FH; enable the RC-OSC WDT
LDM WDTR, #0FFH; set the WDT period
LDM SSCR, #5AH; ready for STOP mode
STOP; enter the STOP mode
NOP
NOP; RC-OSC WDT running
```

The RC-WDT oscillation period is vary with temperature,  $V_{DD}$  and process variations from part to part (approximately, 33~100uS). The following equation shows the RCWDT oscillated watchdog timer time-out.

$$T_{RCWDT}$$
= $CLK_{RCWDT} \times 2^8 \times WDTR + (CLK_{RCWDT} \times 2^8)/2$   
where,  $CLK_{RCWDT} = 33 \sim 100 uS$ 

In addition, this watchdog timer can be used as a simple 7-bit timer by interrupt WDTIF. The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is as below.

$$T_{WDT} = (WDTR+1) \times Interval \ of \ BIT$$

DataSheet4U.com

et4U.com

**Note:** Because the watchdog timer counter is enabled after clearing Basic Interval Timer, after the bit WDTON set to "1", maximum error of timer is depend on prescaler ratio of Basic Interval Timer. The 7-bit binary counter is cleared by setting WDTCL(bit7 of WDTR) and the WDTCL is cleared automatically after 1 machine cycle.




Figure 12-1 Block Diagram of Watchdog Timer

aSheet4U.com www.DataSheet4U.com

#### MC80F0304/08/16



#### **Watchdog Timer Control**

Figure 12-2 shows the watchdog timer control register. The watchdog timer is automatically disabled after reset.

The CPU malfunction is detected during setting of the detection time, selecting of output, and clearing of the binary counter. Clearing the binary counter is repeated within the detection time.

If the malfunction occurs for any cause, the watchdog tim-

er output will become active at the rising overflow from the binary counters unless the binary counter is cleared. At this time, when WDTON=1, a reset is generated, which drives the RESET pin to low to reset the internal hardware. When WDTON=0, a watchdog timer interrupt (WDTIF) is generated. The WDTON bit is in register CLKCTLR.

The watchdog timer temporarily stops counting in the STOP mode, and when the STOP mode is released, it automatically restarts (continues counting).




Figure 12-2 WDTR: Watchdog Timer Control Register

Example: Sets the watchdog timer detection time to 1 sec.

at 4.194304MHz



#### **Enable and Disable Watchdog**

Watchdog timer is enabled by setting WDTON (bit 4 in CKCTLR) to "1". WDTON is initialized to "0" during reset and it should be set to "1" to operate after reset is released.

Example: Enables watchdog timer for Reset

The watchdog timer is disabled by clearing bit 4 (WD-TON) of CKCTLR. The watchdog timer is halted in STOP mode and restarts automatically after STOP mode is released.

# **Watchdog Timer Interrupt**

The watchdog timer can be also used as a simple 7-bit timer by clearing bit4 of CKCTLR to "0". The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is shown as below.

$$T_{WDT} = (WDTR + 1) \times Interval \ of \ BIT$$

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source.

Example: 7-bit timer interrupt set up.

LDM CKCTLR, #xxx0\_xxxxB; WDTON ←0 LDM WDTR, #8FH ; WDTCL ←1

ataSheet4U.com

40

www.DataSheet4U.com

DataShe

Mar. 2005 Ver 0.2

DataSheet4U.com




Figure 12-3 Watchdog timer Timing

If the watchdog timer output becomes active, a reset is generated, which drives the  $\overline{RESET}$  pin low to reset the internal hardware.

The main clock oscillator also turns on when a watchdog timer reset is generated in sub clock mode.

DataSheet4U.com DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com



#### 13. TIMER/EVENT COUNTER

TheHMS83F012/022 has Four Timer/Counter registers. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match).

Timer 0 and Timer 1 are can be used either two 8-bit Timer/Counter or one 16-bit Timer/Counter with combine them. Also Timer 2 and Timer 3 are same. Timer 4 is 16bit Timer/Counter

In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. Since a least clock consists of 2 and most clock consists of 2048 oscillator periods, the count rate is 1/2 to 1/2048 of the oscillator frequency.

In the "counter" function, the register is increased in response to a 0-to-1 (rising edge) transition at its corresponding external input pin, EC0 or EC1.

In addition the "capture" function, the register is increased

in response external or internal clock sources same with timer or counter function. When external clock edge input, the count register is captured into Timer data register correspondingly. When external clock edge input, the count register is captured into capture data register CDRx.

Timer 0 and Timer 1 is shared with "PWM" function and "Compare output" function. It has six operating modes: "8bit timer/counter", "16-bit timer/counter", "8-bit capture", "16-bit capture", "8-bit compare output", and "10-bit PWM" which are selected by bit in Timer mode register TM0 and TM1 as shown in Table 13-1, Figure 13-1.

Timer 2 and Timer 3 is shared with "PWM" function and "Compare output" function. It has six operating modes: "8bit timer/counter", "16-bit timer/counter", "8-bit capture", "16-bit capture", "8-bit compare output", and "10-bit PWM" which are selected by bit in Timer mode register TM2 and TM3 as shown in Table 13-2, Figure 13-2.

16BIT	CAP0	CAP1	PWM1E	T0CK [2:0]	T1CK [1:0]	PWM10	TIMER 0	TIMER 1
0	0	0	0	XXX	XX	0	8-bit Timer	8-bit Timer
0	0	1	0	111	xx <sup>Da</sup>	taSh <b>e</b> et4L	8-bit Event counter	8-bit Capture
0	1	0	0	XXX	XX	1	8-bit Capture (internal clock)	8-bit Compare Output
0	Х	0	1	XXX	XX	1	8-bit Timer/Counter	10-bit PWM
1	0	0	0	XXX	11	0	16-bit Timer	
1	0	0	0	111	11	0	16-bit Event counter	
1	1	1	0	XXX	11	0	16-bit Capture (internal clock)	

Table 13-1 Operation Modes of Timer 0, 1

1. X means the value of "0" or "1" corresponds to user operation.

16BIT	CAP2	CAP3	<b>РWM3E</b>	T2CK [2:0]	T3CK [1:0]	<b>РWM3</b> O	TIMER 2	TIMER 3
0	0	0	0	XXX	XX	0	8-bit Timer	8-bit Timer
0	0	1	0	111	XX	0	8-bit Event counter	8-bit Capture
0	1	0	0	XXX	XX	1	8-bit Capture (internal clock)	8-bit Compare Output
0	Х	0	1	XXX	XX	1	8-bit Timer/Counter	10-bit PWM
1	0	0	0	XXX	11	0	16-bit Timer	
1	0	0	0	111	11	0	16-bit Event counter	
1	1	1	0	XXX	11	0	16-bit Capture (internal clock)	

Table 13-2 Operating Modes of Timer 2, 3

www.DataSheet4U.com

DataShe

Mar. 2005 Ver 0.2

et4U.com

42

ТМО

		R/W	R/W	R/W	R/W	R/W	R/W	
		5	4	3	2	1	0	ADDRESS: 0D0H
	-	CAP0	T0CK2	T0CK1	T0CK0	T0CN	T0ST	INITIAL VALUE:00 0000B

Bit Name	Bit Position	Description
CAP0	TM0.5	0: Timer/Counter mode
		1: Capture mode selection flag
T0CK2	TM0.4	000: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 2
T0CK1	TM0.3	001: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 4
T0CK0	TM0.2	010: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 8
		011: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 32
		100: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 128
		101: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 512
		110: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 2048
		111: EC0 (External clock)
T0CN	TM0.1	0: Timer count pause
		1: Timer count start
TOST	TM0.0	0: When cleared, stop the counting.
		1: When set, Timer 0 Count Register is cleared and start again.

TM1

et4U.com

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
7	6	5	4	3	2	1	0	ADDRESS: 0D2H
POL	16BIT	PWM1E	CAP1	T1CK1	T1CK0	T1CN	T1ST	INITIAL VALUE: 00H

Bit Position DescriptionDataSheet4U.com Bit Name POL TM1.7 0: PWM Duty Active Low 1: PWM Duty Active High 16BIT TM1.6 0: 8-bit Mode 1: 16-bit Mode PWM1E TM1.5 0: Disable PWM 1: Enable PWM CAP1 TM1.4 0: Timer/Counter mode 1: Capture mode selection flag T1CK1 TM1.3 00: 8-bit Timer, Clock source is  $f_{XIN}$ T1CK0 TM1.2 01: 8-bit Timer, Clock source is f<sub>XIN</sub> ÷ 4 10: 8-bit Timer, Clock source is  $f_{\mbox{XIN}} \div 16$ 11: 8-bit Timer, Clock source is Using the Timer 2 Clock T1CN TM1.1 0: Timer count pause 1: Timer count start T1ST TM1.0 0: When cleared, stop the counting. 1: When set, Timer 0 Count Register is cleared and start again.




Figure 13-1 TM0, TM1 Registers

DataShe

DataSheet4U.com www.DataSheet4U.com




R/W R/W R/W R/W R/W R/W 0 ADDRESS: 0D6<sub>H</sub> TM<sub>2</sub> CAP2 T2CK2 T2CK1 T2CK0 T2CN T2ST INITIAL VALUE: --00 0000B

Bit Name	Bit Position	Description
CAP2	TM2.5	0: Timer/Counter mode
		1: Capture mode selection flag
T2CK2	TM2.4	000: 8-bit Timer, Clock source is f <sub>XIN</sub> + 2
T2CK1	TM2.3	001: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 4
T2CK0	TM2.2	010: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 8
		011: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 16
		100: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 64
		101: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 256
		110: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 1024
		111: EC1 (External clock)
T2CN	TM2.1	0: Timer count pause
		1: Timer count start
T2ST	TM2.0	0: When cleared, stop the counting.
		1: When set, Timer 0 Count Register is cleared and start again.

R/W R/W R/W R/W R/W 6 5 3 0 ADDRESS: 0D8<sub>H</sub> **TM3** 16BIT PWM3E CAP3 T3CK1 T3CK0 T3CN T3ST POL

INITIAL VALUE: 00H

Bit Name	Bit Position	Description DataSheet4U.com
POL	TM3.7	0: PWM Duty Active Low
		1: PWM Duty Active High
16BIT	TM3.6	0: 8-bit Mode
		1: 16-bit Mode
PWM3E	TM3.5	0: Disable PWM
		1: Enable PWM
CAP3	TM3.4	0: Timer/Counter mode
		1: Capture mode selection flag
T3CK1	TM3.3	00: 8-bit Timer, Clock source is f <sub>XIN</sub>
T3CK0	TM3.2	01: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 4
		10: 8-bit Timer, Clock source is f <sub>XIN</sub> ÷ 16
		11: 8-bit Timer, Clock source is Using the Timer 2 Clock
T3CN	TM3.1	0: Timer count pause
		1: Timer count start
T3ST	TM3.0	0: When cleared, stop the counting.
		1: When set, Timer 0 Count Register is cleared and start again.



et4U.com

DataShe

Figure 13-2 TM2, TM3 Registers

DataSheet4U.com

www.DataSheet4U.com

44

DataShe

#### 13.1 8-bit Timer / Counter Mode

The HMS83F012/022 has four 8-bit Timer/Counters, Timer 0, Timer 1, Timer 2, Timer 3. The Timer 0, Timer 1 are shown in Figure 13-3 and Timer 2, Timer 3 are shown in Figure 13-4.

The "timer" or "counter" function is selected by control registers TM0, TM1, TM2, TM3 as shown in Figure 13-1. To use as an 8-bit timer/counter mode, bit CAP0, CAP1, CAP2, or CAP3 of TMx should be cleared to "0" and 16BIT and PWM1E or PWM3E of TM1 or TM3 should be

cleared to "0" (Figure 13-3). These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048 or external clock (selected by control bits TxCK0, TxCK1, TxCK2 of register TMx).




Figure 13-3 8-bit Timer/Counter 0, 1

taSheet4U.com www.DataSheet4U.com






Figure 13-4 8-bit Timer/Counter 2, 3

et4U.com

DataShe

www.DataSheet4U.com

DataSheet4U.com Mar. 2005 Ver 0.2

46

#### Example 1:

Timer0 = 2ms 8-bit timer mode at 4MHz

Timer 1 = 0.5ms 8-bit timer mode at 4MHz

Timer2 = 1ms 8-bit timer mode at 4MHz

Timer3 = 1ms 8-bit timer mode at 4MHz

```
TDR0,#249
LDM
LDM
        TDR1,#249
        TDR2, #249
LDM
LDM
        TDR3, #249
        TM0, #0000_1111B
TM1, #0000_1011B
LDM
LDM
        TM2, #0000 1111B
LDM
LDM
        TM3, #0000 1011B
SET1
        TOE
SET1
        T1E
SET1
        T2E
        T3E
SET1
```

#### Example 2:

Timer0 = 8-bit event counter mode

Timer 1 = 0.5ms 8-bit timer mode at 4MHz

Timer2 = 8-bit event counter mode

Timer3 = 1ms 8-bit timer mode at 4MHz

```
T.DM
         TDR0,#249
LDM
         TDR1,#249
LDM
         TDR2,#249
         TDR3, #249
LDM
        TM0, #0001_1111B
TM1, #0000_1011B
LDM
T.DM
         TM2, #0001_1111B
TM3, #0000_1011B
LDM
LDM
SET1
         TOE
SET1
         T1E
SET1
         T2E
SET1
         T3E
```

ter. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 2, 4, 8, 32, 128, 512, 2048 selected by control bits T0CK[2:0] of register TM0 or 1, 2, 8 selected by control bits T1CK[1:0] of register TM1, or 2, 4, 8, 16, 64, 256, 1024 selected by control bits T2CK[2:0] of register TM2, or 1, 4, 16 selected by control bits T3CK[1:0] of register TM3. In the Timer 0, timer register T0 increases from  $00_{\rm H}$  until it matches TDR0 and then reset to  $00_{\rm H}$ . The match output of Timer 0 generates Timer 0 interrupt (latched in T0IF bit).

In counter function, the counter is increased every 0-to-1 (rising edge) transition of EC0 pin. In order to use counter function, the bit EC0 of the Port Selection Register (PSR0.4) is set to "1". The Timer 0 can be used as a counter by pin EC0 input, but Timer 1 can not. Likewise, In order to use Timer2 as counter function, the bit EC1 of the Port Selection Register (PSR0.5) is set to "1". The Timer 2 can be used as a counter by pin EC1 input, but Timer 3 can not.


#### 13.1.1 8-bit Timer Mode

In the timer mode, the internal clock is used for counting up. Thus, you can think of it as counting internal clock input. The contents of TDRn are compared with the contents of up-counter, Tn. If match is found, a timer n interrupt (TnIF) is generated and the up-counter is cleared to 0. Counting up is resumed after the up-counter is cleared.

DataShe

As the value of TDRn is changeable by software, time interval is set as you want.

These timers have each 8-bit count register and data regis-



DataSheet4

Figure 13-5 Timer Mode Timing Chart

ptaSheet4LL.com www.DataSheet4U.com

Mar. 2005 Ver 0.2 47

et4U.com

DataSheet4U.com




Figure 13-6 Timer Count Example

## 13.1.2 8-bit Event Counter Mode

In this mode, counting up is started by an external trigger. This trigger means rising edge of the EC0 or EC1 pin input. Source clock is used as an internal clock selected with timer mode register TM0 or TM2. The contents of timer data register TDRn (n = 0,1,2,3) are compared with the contents of the up-counter Tn. If a match is found, an timer interrupt request flag TnIF is generated, and the counter is cleared to "0". The counter is restart and count up continuously by every falling edge of the EC0 or EC1 pin input. The maximum frequency applied to the EC0 or EC1 pin is f<sub>XIN</sub>/2 [Hz].

In order to use event counter function, the bit 4, 5 of the Port Selection Register PSR0(address 0F8<sub>H</sub>) is required to be set to "1".

After reset, the value of timer data register TDRn is initialized to "0", The interval period of Timer is calculated as below equation.

$$Period (sec) = \frac{1}{f_{XIN}} \times 2 \times Divide Ratio \times (TDRn+1)$$




Figure 13-7 Event Counter Mode Timing Chart

www.DataSheet4U.com

DataShe

DataSheet4U.com 48 Mar. 2005 Ver 0.2




Figure 13-8 Count Operation of Timer / Event counter

DataSheet4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2 49

#### 13.2 16-bit Timer / Counter Mode

The Timer register is being run with all 16 bits. A 16-bit timer/counter register T0, T1 are incremented from 0000H until it matches TDR0, TDR1 and then resets to  $0000_{\mbox{H}}.$ The match output generates Timer 0 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK[2:0]. In 16-bit mode, the bits T1CK[1:0] and 16BIT of TM1 should be set to "1" respectively as shown in Figure 13-9.

Likewise, A 16-bit timer/counter register T2, T3 are incremented from 0000H until it matches TDR2, TDR3 and then resets to 0000<sub>H</sub>. The match output generates Timer 2 interrupt.

The clock source of the Timer 2 is selected either internal or external clock by bit T2CK[2:0]. In 16-bit mode, the bits T3CK[1:0] and 16BIT of TM3 should be set to "1" respectively as shown in Figure 13-10.

Even if the Timer 0 (including Timer 1) is used as a 16-bit timer, the Timer 2 and Timer 3 can still be used as either two 8-bit timer or one 16-bit timer by setting the TM3. Reversely, even if the Timer 2 (including Timer 3) is used as a 16-bit timer, the Timer 0 and Timer 1 can still be used as 8-bit timer independently.




Figure 13-9 16-bit Timer/Counter for Timer 0, 1

et4U.com

DataShe

DataShe




Figure 13-10 16-bit Timer/Counter for Timer 2, 3

## 13.3 8-bit Compare Output (16-bit)

TheHMS83F012/022 has Timer Compare Output function. To pulse out, the timer match can goes to port pin( T0O or T2O) as shown in Figure 13-3 or Figure 13-4. Thus, pulse out is generated by the timer match. These operation is implemented to pin, R05/AN5//T0O/TXD or R06/AN6/T2O/ACK.

In this mode, the bit T0OE or T2OE bit of Port Selection register1 (PSR1.0 or PSR1.1) should be set to "1". This pin

# 13.4 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode register TM0 (bit CAP1 of timer mode register TM1 for Timer 1) as shown in Figure 13-11. Likewise, the Tim-

output the signal having a 50 : 50 duty square wave, and output frequency is same as below equation.

$$f_{COMP} = \frac{\text{Oscillation Frequency}}{2 \times \text{Prescaler Value} \times (TDR+1)}$$

er 2 capture mode is set by bit CAP2 of timer mode register TM2 (bit CAP3 of timer mode register TM3 for Timer 3) as shown in Figure 13-12.

ataSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2 51

MC80F0304/08/16 **Preliminary** 



The Timer/Counter register is increased in response internal or external input. This counting function is same with normal timer mode, and Timer interrupt is generated when timer register T0 (T1, T2, T3) increases and matches TDR0 (TDR1, TDR2, TDR3).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is more wider than the maximum period of Timer.

For example, in Figure 13-14, the pulse width of captured signal is wider than the timer data value (FF<sub>H</sub>) over 2 times. When external interrupt is occurred, the captured value (13<sub>H</sub>) is more little than wanted value. It can be obtained correct value by counting the number of timer overflow occurrence.


Timer/Counter still does the above, but with the added feature that a edge transition at external input INTx pin causes the current value in the Timer x register (T0,T1,T2,T3), to be captured into registers CDRx (CDR0, CDR1, CDR2, CDR3), respectively. After captured, Timer x register is cleared and restarts by hardware. It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS. Refer to "18.4 External Interrupt" on page 84. In addition, the transition at INT*n* pin generate an interrupt.

Note: The CDRn and TDRn are in same address. In the capture mode, reading operation is read the CDRn, not TDRn because path is opened to the CDRn.

et4U.com

DataSheet4U.com

DataShe



DataShe

Figure 13-11 8-bit Capture Mode for Timer 0, 1

DataSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2 53






Figure 13-12 8-bit Capture Mode for Timer 2, 3

DataShe

DataSheet4U.com 54

et4U.com

www.DataSheet4U.com

et4U.com

DataSheet4U.com

MagnaChipi **Preliminary** MC80F0304/08/16




Figure 13-13 Input Capture Operation of Timer 0 Capture mode




Figure 13-14 Excess Timer Overflow in Capture Mode

www.DataSheet4U.com DataSheet4U.com

Mar. 2005 Ver 0.2 55

DataShe

# 13.5 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the Timer register is being run will 16 bits. The clock source of the Timer 0 is selected either internal or external clock by bit T0CK[2:0]. In 16-bit mode, the bits T1CK1, T1CK0, CAP1 and 16BIT of TM1 should be set to "1" respectively as shown in Figure 13-15.

The clock source of the Timer 2 is selected either internal or external clock by bit T2CK[2:0]. In 16-bit mode, the bits T3CK1,T3CK0, CAP3 and 16BIT of TM3 should be set to "1" respectively as shown in Figure 13-16.




Figure 13-15 16-bit Capture Mode of Timer 0, 1

DataShe

DataSheet4U.com 56 www.DataSheet4U.com

DataSheet4U.com




Figure 13-16 16-bit Capture Mode of Timer 2, 3

#### Example 1:

et4U.com

#### Timer0 = 16-bit timer mode, 0.5s at 4MHz

```
LDM TM0,#0000_1111B;8uS
LDM TM1,#0100_1100B;16bit Mode
LDM TDR0,#<62499 ;8uS X 62500
LDM TDR1,#>62499 ;=0.5s
SET1 TOE
EI
:
:
```

## Example 2:

Mar. 2005 Ver 0.2

#### Timer0 = 16-bit event counter mode

```
LDM PSR0, #0001_0000B; EC0 Set
LDM TM0, #0001_1111B; CounterMode
LDM TM1, #0100_1100B; 16bit Mode
LDM TDR0, #<0FFH;
LDM TDR1, #>0FFH;
SET1 T0E
EI
:
:
```

#### Example 3:

#### Timer0 = 16-bit capture mode

```
LDM PSR0,#0000_0001B;INT0 set
LDM TM0,#0010_I111B;CaptureMode
LDM TM1,#0100_1100B;16bit Mode
LDM TDR0,#<0FFH ;
LDM TDR1,#>0FFH ;
LDM IEDS,#01H;Falling Edge
SET1 TOE
EI
:
```

DataSheet4U.com www.DataSheet4U.com

DataSheet4U.com

www.DataSheet4U.com 57

DataShe



#### 13.6 PWM Mode

TheHMS83F012/022 has high speed PWM (Pulse Width Modulation) functions which shared with Timer1 or Timer3.

In PWM mode, R10 / PWM1O or R11 / PWM3O pin output up to a 10-bit resolution PWM output. These pins should be configured as a PWM output by setting "1" bit PWM1OE and PWM3OE in PSR0 register.

The period of the PWM1 output is determined by the T1PPR (T1 PWM Period Register) and T1PWHR[3:2] (bit3,2 of T1 PWM High Register) and the duty of the PWM output is determined by the T1PDR (T1 PWM Duty Register) and T3PWHR[1:0] (bit1,0 of T1 PWM High Register).

The period of the PWM3 output is determined by the T3PPR (T3 PWM Period Register) and T3PWHR[3:2] (bit3,2 of T3 PWM High Register) and the duty of the PWM output is determined by the T3PDR (T3 PWM Duty Register) and T3PWHR[1:0] (bit1,0 of T3 PWM High Register).

The user writes the lower 8-bit period value to the T1(3)PPR( and the higher 2-bit period value to the T1(3)PWHR[3:2]. And writes duty value to the T1(3)PDR and the T1(3)PWHR[1:0] same way.

The T1(3)PDR is configured as a double buffering for glitchless PWM output. In Figure 13-18, the duty data is transferred from the master to the slave when the period data matched to the counted value. (i.e. at the beginning of next duty cycle)

# PWM1(3) Period = [PWM1(3)HR[3:2]T(2)3PPR] X **Source Clock**

# PWM1(3) Duty = [PWM3HR[1:0]T3PDR] X Source Clock

The relation of frequency and resolution is in inverse proportion. Table 13-3 shows the relation of PWM frequency vs. resolution.

If it needed more higher frequency of PWM, it should be

reduced resolution.

	Frequency						
Resolution	T1CK[1:0] = 00(250nS)	T1CK[1:0] = 01(500nS)	T1CK[1:0] = 10(2uS)				
10-bit	3.9kHz	0.98kHz	0.49kHz				
9-bit	7.8kHz	1.95kHz	0.97kHz				
8-bit	15.6kHz	3.90kHz	1.95kHz				
7-bit	31.2kHz	7.81kHz	3.90kHz				

Table 13-3 PWM Frequency vs. Resolution at 4MHz

The bit POL of TM1 or TM3 decides the polarity of duty cycle.

If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to "00H", the PWM output is determined by the bit POL (1: Low, 0: High).

It can be changed duty value when the PWM output. However the changed duty value is output after the current period is over. And it can be maintained the duty value at present output when changed only period value shown as Figure 13-20. As it were, the absolute duty time is not changed in varying frequency. But the changed period value must greater than the duty value.

DataShe

Note: If changing the Timer1 to PWM function, it should be stop the timer clock firstly, and then set period and duty register value. If user writes register values while timer is in operation, these register could be set with certain values.

#### Ex) Sample Program @4MHz 2uS

LDM TM1,#1010\_1000b ; Set Clock & PWM3E LDM T1PPR,#199 : Period :400uS=2uSX(199+1) ; Duty:200uS=2uSX(99+1)

LDM T1PDR.#99 LDM PWM1HR.00H

LDM TM1,#1010\_1011b ; Start timer1

www.DataSheet4U.com 58 Mar. 2005 Ver 0.2

MagnaChipi Preliminary MC80F0304/08/16




Figure 13-17 PWM1 Mode

DataSheet4U.com www.DataSheet4U.com






Figure 13-18 PWM3 Mode

DataSheet4U.com 60 www.DataSheet4U.com

MagnaChip: Preliminary MC80F0304/08/16




Figure 13-19 Example of PWM1 at 4MHz

DataShe




Figure 13-20 Example of Changing the PWM1 Period in Absolute Duty Cycle (@4MHz)

DataSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2 61

### 14. ANALOG TO DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 10-bit digital value. The A/D module has ten (eight for HMS83F012) analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

The analog reference voltage is selected to V<sub>DD</sub> or AVref by setting of the bit AVREFS in PSR1 register. If external analog reference AVref is selected, the analog input channel 0 (AN0) should not be selected to use. Because this pin is used to an analog reference of A/D converter.

The A/D module has three registers which are the control register ADCM and A/D result register ADCRH and AD-CRL. The ADCRH[7:6] is used as ADC clock source selection bits too. The register ADCM, shown in Figure 14-4, controls the operation of the A/D converter module. The port pins can be configured as analog inputs or digital I/O.

It is selected for the corresponding channel to be converted by setting ADS[3:0]. The A/D port is set to analog input port by ADEN and ADS[3:0] regardless of port I/O direction register. The port unselected by ADS[3:0] operates as

normal port. et4U.com




Figure 14-1 A/D Converter Operation Flow

#### How to Use A/D Converter

The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADCRH and ADCRL contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCRH and AD-CRL, the A/D conversion status bit ADSF is set to "1", and the A/D interrupt flag ADCIF is set. See Figure 14-1 for operation flow.

The block diagram of the A/D module is shown in Figure 14-3. The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes 13 times of conversion source clock. The conversion source clock should selected for the conversion time being more than

#### A/D Converter Cautions

# (1) Input range of AN0 ~ AN7, AN14 and AN15

The input voltage of A/D input pins should be within the specification range. In particular, if a voltage above V<sub>DD</sub> (or AVref) or below V<sub>SS</sub> is input (even if within the abso-DataSheet4 lute maximum rating range), the conversion value for that channel can not be indeterminate. The conversion values of the other channels may also be affected.

#### (2) Noise countermeasures

In order to maintain 10-bit resolution, attention must be paid to noise on pins V<sub>DD</sub> (or AVref) and analog input pins (AN0 ~ AN7, AN14, AN15). Since the effect increases in proportion to the output impedance of the analog input source, it is recommended in some cases that a capacitor be connected externally as shown in Figure 14-2 in order to reduce noise. The capacitance is user-selectable and appropriately determined according to the target system.




Figure 14-2 Analog Input Pin Connecting Capacitor

www.DataSheet4U.com

DataShe

#### (3) I/O operation

The analog input pins AN0  $\sim$  AN7,AN14 and AN15 also have function as input/output port pins. When A/D conversion is performed with any pin, be sure not to execute a PORT input instruction with the selected pin while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to

the pin undergoing A/D conversion.

### (4) AV<sub>DD</sub> pin input impedance

A series resistor string of approximately  $5K\Omega$  is connected between the  $AV_{REF}$  pin and the  $V_{SS}$  pin. Therefore, if the output impedance of the analog power source is high, this will result in parallel connection to the series resistor string between the  $AV_{REF}$  pin and the  $V_{SS}$  pin, and there will be a large analog supply voltage error




Figure 14-3 A/D Block Diagram

et4U.com

www.DataSheet4U.com

DataShe






Figure 14-4 A/D Converter Control & Result Register

DataSheet4U.com

64

www.DataSheet4U.com

# 15. SERIAL INPUT/OUTPUT (SIO)

The serial Input/Output is used to transmit/receive 8-bit data serially. The Serial Input/Output (SIO) module is a serial interface useful for communicating with other peripheral of microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. This SIO is 8-bit clock synchronous type and consists of serial I/O data register, serial I/O mode register, clock selection circuit, octal counter and control

circuit as illustrated in Figure 15-1. The SO pin is designed to input and output. So the Serial I/O(SIO) can be operated with minimum two pin. Pin R00/SCK, R01/SI, and R02/SO pins are controlled by the Serial Mode Register. The contents of the Serial I/O data register can be written into or read out by software. The data in the Serial Data Register can be shifted synchronously with the transfer clock signal.




Figure 15-1 SIO Block Diagram

et4U.com

DataShe

ataSheet4U.com www.DataSheet4U.com

MC80F0304/08/16 Preliminary



Serial I/O Mode Register (SIOM) controls serial I/O function. According to SCK1 and SCK0, the internal clock or external clock can be selected.

Serial I/O Data Register (SIOR) is an 8-bit shift register. First LSB is send or is received.




Figure 15-2 SIO Control Register

# 15.1 Transmission/Receiving Timing

The serial transmission is started by setting SIOST(bit1 of SIOM) to "1". After one cycle of SCK, SIOST is cleared automatically to "0". At the default state of POL bit clear, the serial output data from 8-bit shift register is output at falling edge of SCLK, and input data is latched at rising

edge of SCLK pin (Refer to Figure 15-3). When transmission clock is counted 8 times, serial I/O counter is cleared as '0". Transmission clock is halted in "H" state and serial I/O interrupt (SIOIF) occurred.

et4U.com

www.DataSheet4U.com

DataSheet4U.com

66

Mar. 2005 Ver 0.2




Figure 15-3 Serial I/O Timing Diagram at POL=0

DataShe

www.DataSheet4U.com




Figure 15-4 Serial I/O Timing Diagram at POL=1

Mar. 2005 Ver 0.2

DataSheet4U.com

www.DataSheet4U.com

# MC80F0304/08/16 Preliminary



# 15.2 The usage of Serial I/O

- 1. Select transmission/receiving mode.
- 2. In case of sending mode, write data to be send to SIOR.
- 3. Set SIOST to "1" to start serial transmission.
- 4. The SIO interrupt is generated at the completion of SIO and SIOIF is set to "1". In SIO interrupt service routine, correct transmission should be tested.
- 5. In case of receiving mode, the received data is acquired by reading the SIOR.

LDM LDM NOP	SIOR,#0AAh SIOM,#0011_1100b	;set tx data ;set SIO mode
LDM	SIOM,#0011_1110b	;SIO Start

**Note:** When external clock is used, the frequency should be less than 1MHz and recommended duty is 50%. If both transmission mode is selected and transmission is performed simultaneously, error may be occur.

## 15.3 The Method to Test Correct Transmission




Figure 15-5 Serial IO Method to Test Transmission

DataShe

DataSheet4U.com Www.DataShi

## 16. UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART)

#### 16.1 UART Serial Interface Functions

The Universal Asynchronous Receiver / Transmitter (UART) enables full-duplex operation wherein one byte of data after the start bit is transmitted and received. The onchip baud rate generator dedicated to UART enables communications using a wide range of selectable baud rates. In addition, a baud rate can also be defined by dividing clocks input to the ACLK pin.

The UART driver consists of RXR, TXR, ASIMR, ASISR and BRGCR register. Universal asynchronous serial I/O mode (UART) can be selected by ASIMR register. Figure 16-1 shows a block diagram of the UART driver.




Figure 16-1 UART Block Diagram

et4U.com

www.DataSheet4U.com

DataShe






Figure 16-2 Baud Rate Generator Block Diagram

DataSheet4U.com

#### **16.2 Serial Interface Configuration**

The UART interface consists of the following hardware.

Item	Configuration			
Register	Transmit shift register (TXR) Receive buffer register (RXR) Receive shift register			
Control register	Serial interface mode register (ASIMR) Serial interface status register (ASISR) Baud rate generator control register (BRGCR)			

**Table 16-1 Serial Interface Configuration** 

#### Transmit shift register (TXR)

This is the register for setting transmit data. Data written to TXR is transmitted as serial data. When the data length is set as 7 bit, bit 0 to 6 of the data written to TXR are transferred as transmit data. Writing data to TXR starts the transmit operation.

TXR can be written by an 8 bit  $\underline{\text{memory}}$  manipulation instruction. It cannot be read. The  $\overline{\text{RESET}}$  input sets TXR to  $0\text{FF}_{\text{H}}$ .

#### Receive buffer register (RXR)

This register is used to hold receive data. When one byte of

data is received, one byte of new receive data is transferred from the receive shift register (RXSR). When the data length is set as 7 bits, receive data is sent to bits 0 to 6 of RXR. In this case, the MSB of RXR always becomes 0. RXR can be read by an 8 bit memory manipulation instruction. It cannot be written. The  $\overline{RESET}$  input sets RXR to  $00_{H}$ .

#### Receive shift register

This register converts serial data input via the RXD pin to paralleled data. When one byte of data is received at this register cannot be manipulated directly by a program.

# Asynchronous serial interface mode register (ASIMR)

This is an 8 bit register that controls UART serial transfer operation. ASIMR is set by a 1 bit or 8 bit memory manipulation intruction. The  $\overline{RESET}$  input sets ASIMR to 0000\_-00-B. Figure 16-3 shows the format of ASIMR The RXD / R04 and TXD / R05 pin function selection is shown in Table 16-2.

**Note:** Do not switch the operation mode until the current serial transmit/receive operation has stopped.

www.DataSheet4U.com

DataShe

70 Mar. 2005 Ver 0.2

et4U.com






Figure 16-3 Asynchronous Serial Interface Mode register (ASIMR) Format

et4U.com

DataSheet4U.com							
TXE (ASIMR.7)	RXE(ASIMR.6)	EC0(PSR0.4)	Operation Mode	RXD/R04	TXD/R05		
0	0	X <sup>1</sup>	Operation Stop	R04	R05		
0	1	0	UART mode (Receive only)	RXD	R05		
1	0	Х	UART mode (Transmit only)	R04	TXD		
1	1	0	UART mode (Transmit and receive)	RXD	TXD		

Table 16-2 UART mode and RXD/TXD pin function

1. X:The value "0" or "1" corresponding your operation

71

www.DataSheet4U.com

DataShe

DataSheet4U.com

### MC80F0304/08/16



## Asynchronous serial interface status register (ASISR)

When a receive error occurs during UART mode, this register indicates the type of error. ASISR can be read by an 8 bit memory manipulation instruction. The  $\overline{\text{RESET}}$  input

sets ASISR to ----\_-000B. Figure 16-4 shows the format of ASISR.




Figure 16-4 Asynchronous Serial Interface Status Register (ASISR) Format

DataShe

DataSheet4U.com

72

et4U.com

www.DataSheet4U.com

MagnaChipi

## **Preliminary**

MC80F0304/08/16

## Baud rate generator control register (BRGCR)

This register sets the serial clock for serial interface. BRGCR is set by an 8 bit memory manipulation instruction. The RESET input sets BRGCR to -001 0000B.

Figure 16-5 shows the format of BRGCR.




Figure 16-5 Baud Rate Generator Control Register (BRGCR) Format

et4U.com

DataShe

www.DataSheet4U.com DataSheet4U.com



## 16.3 Communication operation

The transmit operation is enabled when bit 7 (TXE) of the asynchronous serial interface mode register (ASIMR) is set to 1. The transmit operation is started when transmit data is written to the transmit shift register (TXR). The timing of the transmit completion interrupt request is shown in Figure 16-6.

The receive operation is enabled when bit 6 (RXE) of the asynchronous serial interface mode register (ASIMR) is set to 1, and input via the RxD pin is sampled. The serial clock specified by ASIMR is used to sample the RxD pin. Once reception of one data frame is completed, a receive completion interrupt request (INT\_RX) occurs. Even if an error has occurred, the receive data in which the error occurred is still transferred to RXR. When ASIMR bit 1 (IS-RM) is cleared to 0 upon occurrence of an error, and INT RX occurs. When ISRM bit is set to 1, INT RX does not occur in case of error occurrence. Figure 16-6 shows the timing of the asynchronous serial interface receive completion interrupt request.




Figure 16-6 UART data format and interrupt timing diagram

et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com 74 Mar. 2005 Ver 0.2

## 16.4 Relationship between main clock and baud rate

The transmit/receive clock that is used to generate the baud rate is obtained by dividing the main system clock. Transmit/Receive clock generation for baud rate is made by using main system clock which is divided. The baud rate generated from the main system clock is determined according to the following formula.

Baud Rate	f <sub>XIN</sub> =11.05 92M		f <sub>XIN</sub> =10.0M		f <sub>XIN</sub> =8.0M		f <sub>XIN</sub> =4.0M		f <sub>XIN</sub> =2.0M	
(bps)	BRGCR	ERR(%)	BRGCR	ERR(%)	BRGCR	ERR(%)	BRGCR	ERR (%)	BRGCR	ERR(%)
600	-	-	-	-	-	-	7AH	0.16	6AH	0.16
1200	-	1	-	-	7AH	0.16	6AH	0.16	5AH	0.16
2400	72H	0.00	70H	1.73	6AH	0.16	5AH	0.16	4AH	0.16
4800	62H	0.00	60H	1.73	5AH	0.16	4AH	0.16	3AH	0.16
9600	52H	0.00	50H	1.73	4AH	0.16	3AH	0.16	2AH	0.16
19200	42H	0.00	40H	1.73	3AH	0.16	2AH	0.16	1AH	0.16
31250	36H	0.53	34H	0.00	30H	0.00	20H	0.00	10H	0.00
38400	32H	0.00	30H	1.73	2AH	0.16	1AH	0.16	-	-
57600	28H	0.00	26H	1.35	21H	2.11	11H	2.12	-	-
76800	22H	0.00	20H	1.73	1AH	0.16	-	-	-	-
115200	18H	0.00	16H	1.36	11H	2.12	-	-	-	-

DataSheet4U.com

Baud Rate =  $f_{XIN} \div (2^{n+1}(k+16))$ 

Remarks 1. f<sub>XIN</sub>: Main system clock oscillation frequency

When ACLK is selected as the source clock of the 5-bit counter, substitute the input clock frequency to ACLK pin for in the above expression.

2. f<sub>SCK</sub> : Source clock for 5 bit counter 3. n : Value set via TPS0 to TPS2 (  $0 \le n \le 7$  ) 4. k : Source clock for 5 bit counter (  $0 \le k \le 14$  )

Figure 16-7 Relationship between main clock and Baud Rate

DataShe

www.DataSheet4U.com DataSheet4U.com

Mar. 2005 Ver 0.2

et4U.com

### MC80F0304/08/16



## 17. BUZZER FUNCTION

The buzzer driver block consists of 6-bit binary counter, buzzer register BUZR, and clock source selector. It generates square-wave which has very wide range frequency  $(488\text{Hz} \sim 250\text{kHz} \text{ at } f_{XIN} = 4\text{MHz})$  by user software.

A 50% duty pulse can be output to R13 / BUZO pin to use for piezo-electric buzzer drive. Pin R13 is assigned for output port of Buzzer driver by setting the bit 2 of PSR1(address  $0F9_H$ ) to "1". For PSR1 register, refer to Figure 17-2

Example: 5kHz output at 4MHz.

LDM BUZR,#0011\_0001B LDM PSR1,#XXXX X1XXB

X means don't care

The bit 0 to 5 of BUZR determines output frequency for buzzer driving.

Equation of frequency calculation is shown below.

$$f_{BUZ} = \frac{f_{XIN}}{2 \times DivideRatio \times (BUR+1)}$$

f<sub>BUZ</sub>: Buzzer frequency

f<sub>XIN</sub>: Oscillator frequency

Divide Ratio: Prescaler divide ratio by BUCK[1:0] BUR: Lower 6-bit value of BUZR. Buzzer period value.

The frequency of output signal is controlled by the buzzer control register BUZR. The bit 0 to bit 5 of BUZR determine output frequency for buzzer driving.




Figure 17-1 Block Diagram of Buzzer Driver




Figure 17-2 Buzzer Register & PSR1

DataShe

DataSheet4U.com

www.DataSheet4U.com

Mar. 2005 Ver 0.2

76

MagnaChipi

**Preliminary** 

MC80F0304/08/16

The 6-bit counter is cleared and starts the counting by writing signal at BUZR register. It is incremental from  $00_{\rm H}$  until it matches 6-bit BUR value.

When main-frequency is 4MHz, buzzer frequency is shown as below Table 17-1.

BUR	BUR[7:6]				BUR		BUR	[7:6]		
[5:0]	00	01	10	11		[5:0]	00	01	10	11
00	250.000	125.000	62.500	31.250		20	7.576	3.788	1.894	0.947
01	125.000	62.500	31.250	15.625		21	7.353	3.676	1.838	0.919
02	83.333	41.667	20.833	10.417		22	7.143	3.571	1.786	0.893
03	62.500	31.250	15.625	7.813		23	6.944	3.472	1.736	0.868
04	50.000	25.000	12.500	6.250		24	6.757	3.378	1.689	0.845
05	41.667	20.833	10.417	5.208		25	6.579	3.289	1.645	0.822
06	35.714	17.857	8.929	4.464		26	6.410	3.205	1.603	0.801
07	31.250	15.625	7.813	3.906		27	6.250	3.125	1.563	0.781
80	27.778	13.889	6.944	3.472		28	6.098	3.049	1.524	0.762
09	25.000	12.500	6.250	3.125		29	5.952	2.976	1.488	0.744
0A	22.727	11.364	5.682	2.841		2A	5.814	2.907	1.453	0.727
0B	20.833	10.417	5.208	2.604		2B	5.682	2.841	1.420	0.710
0C	19.231	9.615	4.808	2.404		2C	5.556	2.778	1.389	0.694
0D	17.857	8.929	4.464	2.232		2D	5.435	2.717	1.359	0.679
0E	16.667	8.333	4.167	2.083		2E	5.319	2.660	1.330	0.665
0F	15.625	7.813	3.906	1.953		2F	5.208	2.604	1.302	0.651
10	14.706	7.353	3.676	1.838		30	5.102	2.551	1.276	0.638
11	13.889	6.944	3.472	1.736		31	5.000	2.500	1.250	0.625
12	13.158	6.579	3.289	1.645	- 4.4	32	4.902	2.451	1.225	0.613
13	12.500	6.250	3.125	Dat <b>563</b> 1	ee14		4.808	2.404	1.202	0.601
14	11.905	5.952	2.976	1.488		34	4.717	2.358	1.179	0.590
15	11.364	5.682	2.841	1.420		35	4.630	2.315	1.157	0.579
16	10.870	5.435	2.717	1.359		36	4.545	2.273	1.136	0.568
17	10.417	5.208	2.604	1.302		37	4.464	2.232	1.116	0.558
18	10.000	5.000	2.500	1.250		38	4.386	2.193	1.096	0.548
19	9.615	4.808	2.404	1.202		39	4.310	2.155	1.078	0.539
1A	9.259	4.630	2.315	1.157		3A	4.237	2.119	1.059	0.530
1B	8.929	4.464	2.232	1.116		3B	4.167	2.083	1.042	0.521
1C	8.621	4.310	2.155	1.078		3C	4.098	2.049	1.025	0.512
1D	8.333	4.167	2.083	1.042		3D	4.032	2.016	1.008	0.504
1E	8.065	4.032	2.016	1.008		3E	3.968	1.984	0.992	0.496
1F	7.813	3.906	1.953	0.977		3F	3.907	1.953	0.977	0.488

Table 17-1 buzzer frequency (kHz unit)

DataShe

DataSheet4U.com

et4U.com

www.DataSheet4U.com Mar. 2005 Ver 0.2 77

#### 18. INTERRUPTS

TheHMS83F012/022 interrupt circuits consist of Interrupt enable register (IENH, IENL), Interrupt request flags of IRQH, IRQL, Priority circuit, and Master enable flag ("I" flag of PSW). Fifteen interrupt sources are provided. The configuration of interrupt circuit is shown in Figure 18-1 and interrupt priority is shown in Table 18-1.

The External Interrupts INT0  $\sim$  INT3 each can be transition-activated (1-to-0 or 0-to-1 transition) by selection IEDS register.

The flags that actually generate these interrupts are bit INT0IF, INT1IF, INT2IF and INT3IF in register IRQH. When an external interrupt is generated, the generated flag is cleared by the hardware when the service routine is vec-

tored to only if the interrupt was transition-activated.

The Timer  $0 \sim \text{Timer } 3$  Interrupts are generated by T0IF, T1IF, T2IF and T3IF which is set by a match in their respective timer/counter register.

The Basic Interval Timer Interrupt is generated by BITIF which is set by an overflow in the timer register.

The AD converter Interrupt is generated by ADCIF which is set by finishing the analog to digital conversion.

The Watchdog timer is generated by WDTIF and WTIF which is set by a match in Watchdog timer register.




Figure 18-1 Block Diagram of Interrupt

DataShe

DataSheet4U.com

et4U.com

www.DataSheet4U.com

DataShe

The Basic Interval Timer Interrupt is generated by BITIF which is set by a overflow in the timer counter register.

The UART receive or transmit interrupts are generated by UARTRIF or UARTTIF are set by completion of UART data reception or transmission.

The SIO interrupt is generated by SIOIF which is set by completion of SIO data reception or transmission.

The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW on Figure 8-3 ), the interrupt enable register (IENH, IENL), and the interrupt request flags (in IRQH and IRQL) except Power-on reset and software BRK interrupt. The Table 18-1 shows the Interrupt priority.

Vector addresses are shown in Figure 8-6. Interrupt enable registers are shown in Figure 18-2. These registers are composed of interrupt enable flags of each interrupt source and these flags determines whether an interrupt will be accepted or not. When enable flag is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, I-flag, which disables all interrupts at once.

Reset/Interrupt	Symbol	Priority
Hardware Reset	RESET	1
External Interrupt 0	INT0	2
External Interrupt 1	INT1	3
External Interrupt 2	INT2	4
External Interrupt 3	INT3	5
UART Rx Interrupt	INT_RX	6
UART Tx Interrupt	INT_TX	7
Serial Input/Output	SIO	8
Timer/Counter 0	Timer 0	9
Timer/Counter 1	Timer 1	10
Timer/Counter 2	Timer 2	11
Timer/Counter 3	Timer 3	12
ADC Interrupt	ADC	13
Watchdog Timer	WDT	14
Basic Interval Timer	BIT	15

**Table 18-1 Interrupt Priority** 




Figure 18-2 Interrupt Enable Flag Register

taSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2 79

et4U.com






Figure 18-3 Interrupt Request Flag Register

## 18.1 Interrupt Sequence

et4U.com

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 cycles of  $f_{XIN}$  (2µs at  $f_{XIN}$ =4MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

#### 18.1.1 Interrupt acceptance

- 1. The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- 2. Interrupt request flag for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (return address)
- and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
- 4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
- 5. The instruction stored at the entry address of the interrupt service program is executed.

DataShe

www.DataSheet4U.com

DataSheet4U.com 80 Mar. 2005 Ver 0.2 et4U.com

DataSheet4U.com





Figure 18-4 Timing chart of Interrupt Acceptance and Interrupt Return Instruction



Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.

A interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than DataSheet4 that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

#### 18.1.2 Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers.

Example: Register save using push and pop instruc-


#### tions

INTxx:	PUSH PUSH PUSH	A X Y	;SAVE ACC. ;SAVE X REG. ;SAVE Y REG.
	interrupt p	rocessing	
	POP	Y	; RESTORE Y REG.
	POP	X	; RESTORE X REG.
	POP	A	; RESTORE ACC.
	RETI		; RETURN

General-purpose register save/restore using push and pop instructions;

aSheet4U.com www.DataSheet4U.com





## 18.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in Figure 18-5.

vector
When
distinown in

BRK or
TCALL0

BRK or
TCALL0

ROUTINE

RETI

RETI

RET

DataShe

Figure 18-5 Execution of BRK/TCALL0

#### 18.3 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced. However,

multiple processing through software for special features is possible. Generally when an interrupt is accepted, the I-flag is cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further interrupt can

et4U.com

www.DataSheet4U.com

MagnaChipi

**Preliminary** 

MC80F0304/08/16

be serviced even if certain interrupt is in progress.




Figure 18-6 Execution of Multi Interrupt

```
Example: During Timer1 interrupt is in progress, INT0 in-
terrupt serviced without any suspend.
TIMER1: PUSH
            PUSH
                                                     DataSheet4U.com
                                                                                                                                   DataShe
                                                                                         IENH,#0FFH ; Enable all interrupts
IENL,#0FFH
                                                                                LDM
            PUSH
                    IENH,#80H
IENL,#0
                                                                                LDM
           LDM
                                     ; Enable INT0 only
                                     ; Disable other int.
; Enable Interrupt
                                                                                POP
           LDM
                                                                                POP
                                                                                         Χ
           ΕI
                                                                                POP
                                                                                         Α
```

RETI

et4U.com


DataSheet4U.com www.DataSheet4U.com



### 18.4 External Interrupt

The external interrupt on INT0, INT1, INT2 and INT3 pins are edge triggered depending on the edge selection register IEDS (address  $0EE_H$ ) as shown in Figure 18-7.

The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge.



et4U.com

Figure 18-7 External Interrupt Block Diagram

INT0 ~ INT3 are multiplexed with general I/O ports (R11, R12, R03, R00). To use as an external interrupt pin, the bit of port selection register PSR0 should be set to "1" correspondingly.

**Example:** To use as an INTO and INT2

```
; **** Set external interrupt port as pull-up state.

LDM PU1, #0000_0101B

; **** Set port as an external interrupt port

LDM PSR0, #0000_0101B

; **** Set Falling-edge Detection

LDM IEDS, #0001_0001B
```

#### **Response Time**

The INT0  $\sim$  INT3 edge are latched into INT0IF  $\sim$  INT3IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.

Figure 18-8 shows interrupt response timings.




Figure 18-8 Interrupt Response Timing Diagram

www.DataSheet4U.com

DataShe

MagnaChipi Preliminary MC80F0304/08/16




Figure 18-9 IEDS register and Port Selection Register PSR0

DataShe

DataSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2

et4U.com

#### 19. POWER SAVING OPERATION

TheHMS83F012/022 has two power-down modes. In power-down mode, power consumption is reduced considerably. For applications where power consumption is a critical factor, device provides two kinds of power saving functions, STOP mode and SLEEP mode. Table 19-1

shows the status of each Power Saving Mode. SLEEP mode is entered by the SSCR register to "0Fh"., and STOP mode is entered by STOP instruction after the SSCR register to "5Ah".

### 19.1 Sleep Mode

In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operate normally but CPU stops. Movement of all peripherals is shown in Table 19-1. SLEEP mode is entered by setting the SSCR register to "0Fh". It is released by Reset or interrupt. To be

released by interrupt, interrupt should be enabled before SLEEP mode.




Figure 19-1 STOP and SLEEP Control Register

#### Release the SLEEP mode

The exit from SLEEP mode is hardware reset or all interrupts. Reset re-defines all the Control registers but does not change the on-chip RAM. Interrupts allow both on-chip RAM and Control registers to retain their values.

If I-flag = 1, the normal interrupt response takes place. If I-flag = 0, the chip will resume execution starting with the instruction following the SLEEP instruction. It will not vector to interrupt service routine. (refer to Figure 19-4)

When exit from SLEEP mode by reset, enough oscillation

stabilizing time is required to normal operation. Figure 19-3 shows the timing diagram. When released from the SLEEP mode, the Basic interval timer is activated on wake-up. It is increased from  $00_{\rm H}$  until FF<sub>H</sub>. The count overflow is set to start normal operation. Therefore, before SLEEP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized. By interrupts, exit from SLEEP mode is shown in Figure 19-2 . By reset, exit from SLEEP mode is shown in Figure 19-3 .

DataSheet4U.com

86

Mar. 2005 Ver 0.2

www.DataSheet4U.com

et4U.com




Figure 19-2 SLEEP Mode Release Timing by External Interrupt




Figure 19-3 Timing of SLEEP Mode Release by Reset

#### 19.2 Stop Mode

Mar. 2005 Ver 0.2

et4U.com

In the Stop mode, the main oscillator, system clock and peripheral clock is stopped, but RC-oscillated watchdog timer continue to operate. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. Oscillator stops and the systems internal operations are all held up.

- The states of the RAM, registers, and latches valid immediately before the system is put in the STOP state are all held.
- The program counter stop the address of the instruction to be executed after the instruction

"STOP" which starts the STOP operating mode.

**Note:** The Stop mode is activated by execution of STOP instruction after setting the SSCR to "5A<sub>H</sub>". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

In the Stop mode of operation,  $V_{DD}$  can be reduced to minimize power consumption. Care must be taken, however, to ensure that  $V_{DD}$  is not reduced before the Stop mode is invoked, and that  $V_{DD}$  is restored to its normal operating level, before the Stop mode is terminated.

ta Sheet 4 U.com www.Data Sheet 4 U.co

www.DataSheet4U.com 87

DataShe



The reset should not be activated before  $V_{DD}$  is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize.

**Note:** After STOP instruction, at least two or more NOP instruction should be written

Ex) LDM CKCTLR,#0FH ;more than 20ms

LDM SSCR,#5AH

STOP

NOP ;for stabilization time NOP ;for stabilization time

In the STOP operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the

pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level ( $V_{DD}/V_{SS}$ ); however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring to fix the level by pull-up or other means.

Peripheral	STOP Mode	SLEEP Mode	
CPU	Stop	Stop	
RAM	Retain	Retain	
Basic Interval Timer	Halted	Operates Continuously	
Watchdog Timer	Stop (Only operates in RC-WDT mode)	Stop	
Timer/Counter	Halted (Only when the event counter mode is enabled, timer operates normally)	Operates Continuously	
Buzzer, ADC	Stop	Stop	
SIO	Only operate with external clock	Only operate with external clock	
UART	Only operate with external clock	Only operate with external clock	
Oscillator	Stop (X <sub>IN</sub> =L, X <sub>OUT</sub> =H)	Oscillation	
I/O Ports	Retain	Retain	
Control Registers	Retain	Retain	
Internal Circuit	Stop mode	Sleep mode	
Prescaler	Retain	Active	
Address Data Bus	Retain	Retain	
Release Source	Reset, Timer(EC0,1), SIO, UART(using ACLK), Watchdog Timer (RC-WDT mode), External Interrupt	Reset, All Interrupts	

**Table 19-1 Peripheral Operation During Power Saving Mode** 

#### Release the STOP mode

The source for exit from STOP mode is hardware reset, external interrupt, Timer(EC0,1), Watch Timer, WDT, SIO or UART. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values.

If I-flag = 1, the normal interrupt response takes place. If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vec-

tor to interrupt service routine. (refer to Figure 19-4)

When exit from Stop mode by external interrupt, enough oscillation stabilizing time is required to normal operation. Figure 19-5 shows the timing diagram. When released from the Stop mode, the Basic interval timer is activated on wake-up. It is increased from  $00_H$  until FF $_H$ . The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized.

et4U.com

www.DataSheet4U.com

DataShe

MagnaChip: Preliminary MC80F0304/08/16

By reset, exit from Stop mode is shown in Figure 19-6.




Figure 19-4 STOP Releasing Flow by Interrupts

DataShe




Figure 19-5 STOP Mode Release Timing by External Interrupt

DataSheet4U.com www.DataSheet4U.com

Mar. 2005 Ver 0.2

et4U.com




Figure 19-6 Timing of STOP Mode Release by Reset

#### 19.3 Stop Mode at Internal RC-Oscillated Watchdog Timer Mode

In the Internal RC-Oscillated Watchdog Timer mode, the on-chip oscillator is stopped. But internal RC oscillation circuit is oscillated in this mode. The on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction regis-

The Internal RC-Oscillated Watchdog Timer mode is actis heel4 the watchdog timer interrupt service routine (Figure 8-6). vated by execution of STOP instruction after setting the bit RCWDT of CKCTLR to "1". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction,

Note: Caution: After STOP instruction, at least two or more NOP instruction should be written

Ex) LDM WDTR,#1111\_1111B LDM CKCTLR,#0010 1110B

it may be undesired operation)

LDM SSCR,#0101\_1010B

STOF

et4U.com

NOP for stabilization time NOP :for stabilization time

The exit from Internal RC-Oscillated Watchdog Timer mode is hardware reset or external interrupt or watchdog timer interrupt (at RC-watchdog timer mode). Reset re-defines all the Control registers but does not change the onchip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values.

If I-flag = 1, the normal interrupt response takes place. In this case, if the bit WDTON of CKCTLR is set to "0" and the bit WDTE of IENH is set to "1", the device will execute However, if the bit WDTON of CKCTLR is set to "1", the device will generate the internal Reset signal and execute the reset processing(Figure 19-8). If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine.(refer to Figure 19-4)

When exit from Stop mode at Internal RC-Oscillated Watchdog Timer mode by external interrupt, the oscillation stabilization time is required to normal operation. Figure 19-7 shows the timing diagram. When release the Internal RC-Oscillated Watchdog Timer mode, the basic interval timer is activated on wake-up. It is increased from 00<sub>H</sub> until FF<sub>H</sub>. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized. By reset, exit from internal RC-Oscillated Watchdog Timer mode is shown in Figure 19-8

DataShe

www.DataSheet4U.com




Figure 19-7 Stop Mode Release at Internal RC-WDT Mode by External Interrupt or WDT Interrupt




Figure 19-8 Internal RC-WDT Mode Releasing by Reset

DataShe

DataSheet4U.com

et4U.com


Mar. 2005 Ver 0.2

www.DataSheet4U.com



## 19.4 Minimizing Current Consumption

The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user



should turn-off output drivers that are sourcing or sinking current, if it is practical.




Figure 19-9 Application Example of Unused Input Port




Figure 19-10 Application Example of Unused Output Port

**Note:** In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level ( $V_{DD}/V_{SS}$ ); however, when the input level becomes higher than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an  $I/V_{DD}/V_{DS}$ 

O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.

It should be set properly in order that current flow through port doesn't exist.

First consider the port setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance

www.DataSheet4U.com

DataShe

Mar. 2005 Ver 0.2

DataSheet4U.com

92



**Preliminary** 

MC80F0304/08/16

viewing from external MCU is very high that the current doesn't flow.

But input voltage level should be  $V_{SS}$  or  $V_{DD}$ . Be careful that if unspecified voltage, i.e. if uncertain voltage level (not  $V_{SS}$  or  $V_{DD}$ ) is applied to input pin, there can be little current (max. 1mA at around 2V) flow.

If it is not appropriate to set as an input mode, then set to

output mode considering there is no current flow. The port setting to High or Low is decided by considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down register, it is set to low.

et4U.com

DataSheet4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com



### 20. RESET

The HMS83F012/022 supports various kinds of reset as below.

- · Power-On Reset (POR)
- RESET (external reset circuitry)

- · Watchdog Timer Timeout Reset
- · Power-Fail Detection (PFD) Reset
- · Address Fail Reset




Figure 20-1 RESET Block Diagram

et4U.com

The on-chip POR circuit holds down the device in RESEThee until  $V_{DD}$  has reached a high enough level for proper operation. It will eliminate external components such as reset IC or external resistor and capacitor for external reset circuit. In addition that the  $\overline{RESET}$  pin can be used to normal input port R35 by setting "POR" and "R35EN" bit Config-

t4	uration	Area(2	20FFH)	in the l	Flash	prog	grammi	ng.	When	the
	device	starts	normal	opera	tion,	its (	operatii	ng p	armet	ers
	(voltage	e, frequ	uency, to	empera	ature	.etc	) must l	oe m	net.	

.Table 20-1 shows on-chip hardware initialization by reset action.

On-chip Hardw	Initial Value	
Program counter (PC)		(FFFF <sub>H</sub> ) - (FFFE <sub>H</sub> )
RAM page register	(RPR)	0
G-flag	(G)	0
Operation mode		Main-frequency clock

On-chip Hardware	Initial Value		
Peripheral clock	Off		
Watchdog timer	Disable		
Control registers	Refer to Table 8-1 on page 22		
Power fail detector	Disable		

Table 20-1 Initializing Internal Status by Reset Action

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset, 65.5ms (at 4 MHz) add with 7 oscillator periods are required to start execution as shown in Figure 20-2.

Internal RAM is not affected by reset. When  $V_{DD}$  is turned

on, the RAM content is indeterminate. Therefore, this RAM should be initialized before read or tested it.

When the  $\overline{RESET}$  pin input goes to high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFE<sub>H</sub> - FFFF<sub>H</sub>.

A connection for simple power-on-reset is shown in Figure 20-1.

www.DataSheet4U.com

DataShe

94 Mar. 2005 Ver 0.2

DataSheet4U.com





Figure 20-1 Simple Power-on-Reset Circuit



et4U.com

Figure 20-2 Timing Diagram after Reset

The Address Fail Reset is the function to reset the system by checking code access of abnormal and unwished address caused by erroneous program code itself or external noise, which could not be returned to normal operation and would become malfunction state. If the CPU tries to fetch the instruction from ineffective code area or RAM area, the address fail reset is occurred. Please refer to Figure 11-2 for setting address fail option.

DataShe

DataSheet4U.com

Mar. 2005 Ver 0.2

95

www.DataSheet4U.com

## MC80F0304/08/16 Preliminary



## 21. POWER FAIL PROCESSOR

TheHMS83F012/022 has an on-chip power fail detection circuitry to immunize against power noise. A configuration register, PFDR, can enable or disable the power fail detect circuitry. Whenever V<sub>DD</sub> falls close to or below power fail voltage for 100ns, the power fail situation may reset or freeze MCU according to PFDM bit of PFDR. Refer to "Figure 21-1 Power Fail Voltage Detector Register"

on page 96.

In the in-circuit emulator, power fail function is not implemented and user can not experiment with it. Therefore, after final development of user program, this function may be experimented or evaluated.





Figure 21-1 Power Fail Voltage Detector Register

et4U.com



rigure 21-2 Example 5/W of Reset flow by Power fail

www.DataSheet4U.com

DataShe

96 Mar. 2005 Ver 0.2

DataSheet4U.com

MagnaChipi Preliminary MC80F0304/08/16




Figure 21-3 Power Fail Processor Situations (at 4MHz operation)

DataSheet4U.com DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

## 22. COUNTERMEASURE OF NOISE

#### 22.1 Oscillation Noise Protector

The Oscillation Noise Protector (ONP) is used to supply stable internal system clock by excluding the noise which could be entered into oscillator and recovery the oscillation fail. This function could be enabled or disabled by the "ONP" bit of the Device configuration area (20FF<sub>H</sub>) for the HMS83F022, "ONP" option bits MASK option.

The ONP function is like below.

- Recovery the oscillation wave crushed or loss caused

by high frequency noise.

- Change system clock to the internal oscillation clock when the high frequency noise is continuing.
- Change system clock to the internal oscillation clock when the  $X_{IN}/X_{OUT}$  is shorted or opened, the main oscillation is stopped except by stop instruction and the low frequency noise is entered.




Figure 22-1 Block Diagram of ONP & OFP and Respective Wave Forms

DataSheet4U.com

et4U.com

www.DataSheet4U.com

DataShe



**Preliminary** 

MC80F0304/08/16

#### 22.2 Oscillation Fail Processor

The oscillation fail processor (OFP) can change the clock source from external to internal oscillator when the oscillation fail occured. This function could be enabled or disabled by the "OFP" bit of the Device Configuration Area (MASK option for HMS83C012/022).

And this function can recover the external clock source when the external clock is recovered to normal state.

## IN4(2)MCLK/CLKXO(XO) Option

The "IN4MCLK(XO)", "IN2MCLK(XO)" bit of the De-

vice Configuration Area (MASK option for HMS83C012/022) enables the function to operate the device by using the internal oscillator clock in ONP block as system clock. There is no need to connect the x-tal, resonator, RC and R externally. The user only to connect the  $X_{IN}$  pin to  $V_{DD}$ . After selecting the this option, the period of internal oscillator clock could be checked by  $X_{OUT}$  outputting clock divided the internal oscillator clock by 4.

et4U.com

DataSheet4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com



## 23. Device Configuration Area

The Device Configuration Area can be programmed or left unprogrammed to select device configuration such as POR, ONP, CLK option and security bit. This area is not

accessible during normal execution but is readable and writable during FLASH program / verify mode.




Figure 23-1 Device Configuration Area

et4U.com

DataShe

www.DataSheet4U.com DataSheet4U.com 100 Mar. 2005 Ver 0.2

## 24. MASK Option (MC80C0316)

The MC80C0316 has several MASK option which configures the package type or use of some special features of the device. The MASK option of the MASK order sheet should be checked to select device configuration such as

package type, Oscillation selection, oscillation noise protector, oscillation fail protector, internal 4MHz, amount of noise to be cancelled.

	Option	Check	Operation	Remark
	Dookers		28 SKDIP type package select	
	Package	32 PDIP	32 PDIP type package select	
	ONP	Yes	ONP Enable	OSC Noise Protector(ONP)
	ONP	No	ONP Disable	Operation En/Disable Bit
	OFP	Yes	Enables Oscillation Fail Processor (ONP clock changer)	Change the Inter clock when
MASK Option	OFP	No	Disables Oscillation Fail Processor (ONP clock changer)	oscillation failed
	DOD	Yes	Enables POR	To coloct Down on Doost
	POR	No	Disables POR	To select Power-on Reset
	R35EN	Yes	R35 port Enable (Disable RESET)	To use R35 port as nomarl input
	KOOEN	No	R35 port Disable (Use RESET)	port
		Crystal	Crystal Oscillation	
		EXRC	External R/RC oscillation & R33 Enable	
		IN4MCLK	Internal 4MHz Oscillation & R33/R34 Enable	
		IN2MCLK	Internal 2MHz Oscillation & R33/R34 Enable	
	CLK option	EXRCXO	External R/RC oscillation & R33 Enable X <sub>OUT</sub> Pin : System clock + 4	To select Oscillation Type
		IN4MCLKXO	Internal 4MHz Oscillation & R33 Enable X <sub>OUT</sub> Pin : System clock + 4	
		IN2MCLKXO	Internal 2MHz Oscillation & R33 Enable X <sub>OUT</sub> Pin : System clock + 4	

Table 24-1 MASK options

DataShe

DataSheet4U.com www.DataSheet4U.com


Mar. 2005 Ver 0.2

et4U.com

**Preliminary** MC80F0304/08/16

# MagnaChip•

## 25. Emulator EVA. Board Setting



et4U.com

DataShe

DataSheet4U.com

102



## **Preliminary**

MC80F0304/08/16

## **DIP Switch and VR Setting**

low configuration

Before execute the user program, keep in your mind the be-

DIP S	6/W	Description	ON/OFF Setting
0	-	This connector is only used for a device over 32 PIN.	For the HMS83F027/25/23.
2	-	This connector is only used for a device under 32 PIN.	For the MC80F0316.
	1	ON  Eva. select switch	Must be <b>OFF</b> position. <b>ON</b> : For the HMS83F027/25/23. <b>OFF</b> : For the MC80F0316.
8	2 3	ON OFF ON  Use Eva. V <sub>DD</sub> AV <sub>DD</sub> pin select switch	These switches select the $AV_{DD}$ source. <b>ON &amp; OFF</b> : Use Eva. $V_{DD}$ <b>OFF &amp; ON</b> : Use User $AV_{DD}$
SW2	4	This switch select the /Reset source.  DataSheet4U.com	Normally <b>OFF</b> . EVA. chip can be reset by external user target board. <b>ON</b> : Reset is available by either user target system board or Emulator RESET switch. <b>OFF</b> : Reset the MCU by Emulator RESET switch. Does not work from user target board.
	5	This switch select the Xout signal on/off.	Normally OFF.  MCU XOUT pin is disconnected internally in the Emulator. Some circumstance user may connect this circuit.  ON: Output XOUT signal OFF: Disconnect circuit
<b>4</b> sw3	1	This switch select Eva. B/D Power supply source.  MDS  USER  Use MDS Power  Use User's Power	Normally <b>MDS</b> . This switch select Eva. B/D Power supply source.
<b>5</b> SW4	1 2	This switch select the R22 or $SX_{OUT}$ . This switch select the R21 or $SX_{IN}$ .	These switchs select the Normal I/O port(off) or Sub-Clock (on). It is reserved for the MC80F0448.  ON: SX <sub>OUT</sub> , SX <sub>IN</sub> OFF: R22, R21  Don't care (HMS83F027/25/23).

DataShe

DataSheet4U.com

et4U.com

www.DataSheet4U.com Mar. 2005 Ver 0.2

103

## MC80F0304/08/16

## **Preliminary**



DIP S	5/W	Description	ON/OFF Setting
<b>6</b> SW5	1 2	These switches select the R33 or X <sub>IN</sub>	This switch select the Normal I/O port(on&off) or special function select(off&on).  It is reserved for the MC80F0316.  ON & OFF: R33,R34,R35 Port selected.  OFF & ON: X <sub>OUT</sub> , X <sub>IN</sub> , /Reset selected.  Don't care (HMS83F027/25/23).
	3 4	These switches select the R34 or X <sub>OUT</sub>	
	5 6	These switches select the R35 or /Reset	
7	-	This is External oscillation socket(CAN Type. OSC)	This is for External Clock(CAN Type. OSC).

et4U.com

DataSheet4U.com

DataShe

DataSheet4U.com

t4U.com www.DataSheet4U.com
104 Mar. 2005 Ver 0.2

## 26. IN-SYSTEM PROGRAMMING (ISP)

#### 26.1 Getting Started / Installation

The following section details the procedure for accomplishing the installation procedure.


- 1. Connect the serial(RS-232C) cable between a target board and the COM port of your PC.
- 2. Configure the COM port of your PC as following.

Baudrate	115,200
Data bit	8
Parity	No
Stop bit	1
Flow control	No

- 3. Turn your target B/D power switch ON. Your target B/D must be configured to enter the ISP mode.
- 4. Run the MagnaChip ISP software.
- 5. Press the Reset Button in the ISP S/W. If the status windows shows a message as "Connected", all the conditions for ISP are provided.

#### 26.2 Basic ISP S/W Information

et4U.com



DataShe

105

taSheet4U.com www.DataSheet4U.com

MC80F0304/08/16

## **Preliminary**



Function	Description	
Load HEX File	Load the data from the selected file storage into the memory buffer.	
Save HEX File	Save the current data in your memory buffer to a disk storage by using the Intel Motorolla HEX format.	
Erase	Erase the data in your target MCU before programming it.	
Blank Check	Verify whether or not a device is in an erased or unprogrammed state.	
Program	This button enables you to place new data from the memory buffer into the target device.	
Read	Read the data in the target MCU into the buffer for examination. The checksum will be displayed on the checksum box.	
Verify	Assures that data in the device matches data in the memory buffer. If your device is secured, a verification error is detected.	
Option Write	Progam the configuration data of target MCU. The security locking is performed with this button.	
Option	Set the configuration data of target MCU. The security locking is set with this button.	
AUTO	Erase & Program & Verify.	
Auto Option Write	If selected with check mark, the option write is performed after erasure and write.	
Edit Buffer	Modify the data in the selected address in your buffer memory	
Fill Buffer	Fill the selected area with a data.	
Goto	Display the selected page.	
OSC MHz	Enter your target system's oscillator value with discarding below point.	
Start	Starting address	
End	End address	
Checksum	Display the checksum(Hexdecimal) after reading the target device.	
Com Port	Select serial port.	
Baud Rate	Select UART baud rate.	
Select Device	Select target device.	
Page Up Key	Display the previous page of your memory buffer.	
Page Down Key	Display the higher page than the current location.	

Table 1. ISP Function Description

et4U.com

DataShe


DataSheet4U.com
106

Mar. 2005 Ver 0.2

#### 26.3 Hardware Conditions to Enter the ISP Mode

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming (ISP) facility consists of a series of internal hardware resources coupled with internal firmware through the serial port. The In-System Programming (ISP) facility has made in-circuit programming in an em-

bedded application possible with a minimum of additional expense in components and circuit board area. The boot loader can be executed by holding  $\overline{ALE}$  high,  $\overline{RESET}/V_{PP}$  as +9V, and ACLK with the OSC. 1.8432MHz. The  $\overline{ISP}$  function uses five pins: TxD, RxD, ALEB, ACLK and  $\overline{RE}$ - $\overline{SET}/V_{PP}$ .



et4U.com

DataShe

**Note:** Considerations to implement ISP function in a user target board

- The ACLK must be connected to the specifed oscillator.
- Connect the +9V to RESET/Vpp pin directly.
- The ALE pin must be pulled high.
- The main clk must be higher than 2MHz.

ataSheet4U.com www.DataSheet4U.com



## 26.4 Reference ISP Circuit Diagram and MagnaChip Supplied ISP Board

The ISP software and hardware circuit diagram are provided at <a href="https://www.magnachipmcu.com">www.magnachipmcu.com</a>. To get a ISP B/D, contact to sales de-

partment. The following circuit diagram is for reference use.




Figure 1. Reference ISP Circuit Diagram




Figure 2. MagnaChip supplied ISP Board

DataSheet4U.com 108

et4U.com

www.DataSheet4U.com