



Integrated Device Technology, Inc.

HIGH-SPEED BiCMOS 10-BIT BUFFERS AND BUS DRIVERS

ADVANCE INFORMATION
IDT54/74FBT827A/B/C
IDT54/74FBT828A/B/C

FEATURES:

- Functionally equivalent to 54/74BCT827A/828A
- IDT54/74FBT827B/828B 25% faster than the 827A/828A
- IDT54/74FBT827C/828C 10% faster than the 827B/828B
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- ± 10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The FBT series of BiCMOS buffers and bus drivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT827 and IDT54/74FBT828 are 3-state, 10-bit bus drivers. They provide bus interface to wide data/address paths or buses carrying parity. The output buffers are enabled when the two active-low output enable pins are both logic low.

The FBT series of buffers are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection.

FUNCTIONAL BLOCK DIAGRAM⁽¹⁾



NOTE:

- 1 Non-inverting part shown.


2598 drw 01

PRODUCT SELECTOR GUIDE


10-Bit Buffers	
Non-inverting	IDT54/74FBT827A/B/C
Inverting	IDT54/74FBT828A/B/C

2598 tb/ 01

PIN CONFIGURATIONS



**DIP/CERPACK/SOIC
TOP VIEW**



**LCC
TOP VIEW**

2598 drw 02

PIN DESCRIPTION

Name	I/O	Description
$\overline{OE}_{1,2}$	I	When both are LOW the outputs are enabled. When either one or both are HIGH the outputs are High Z.
D ₀ - D ₉	I	10-bit data input.
Y ₀ - Y ₉	O	10-bit data output.

2598 tbl 02

FUNCTION TABLES

IDT54/74FBT827A/B/C (NON-INVERTING)⁽¹⁾


Inputs			Output	
\overline{OE}_1	\overline{OE}_2	D _i	Y _i	Function
L	L	L	L	Transparent
L	L	H	H	
H	X	X	Z	Three-state
X	H	X	Z	

NOTE:

1 H = HIGH, L = LOW, X = Don't Care, Z = High Impedance.

2598 tbl 03

LOGIC SYMBOL



2598 drw 03

IDT54/74FBT828A/B/C (INVERTING)⁽¹⁾

Inputs			Output	
\overline{OE}_1	\overline{OE}_2	D _i	Y _i	Function
L	L	L	H	Transparent
L	L	H	L	
H	X	X	Z	Three-state
X	H	X	Z	

NOTE:

1 H = HIGH, L = LOW, X = Don't Care, Z = High Impedance.

2598 tbl 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

NOTES:

2598 (b) 05

- 1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by -0.5V unless otherwise noted.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COU	Output Capacitance	VOUT = 0V	8	pF

NOTE:

2598 (b) 06

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
IiH	Input HIGH Current	Vcc = Max., VI = 2.7V	—	—	10	µA
IiL	Input LOW Current	Vcc = Max., VI = 0.5V	—	—	-10	µA
IOZH	High Impedance	Vcc = Max.	—	—	50	µA
IOZL	Output Current					
Ii	Input HIGH Current	Vcc = Max., VI = 5.5V	—	—	100	µA
Vik	Clamp Diode Voltage	Vcc = Min., IN = -18mA	—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max., VO = GND ⁽³⁾	-75	-150	-225	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	2.4	3.3	—	V
			2.0	3.0	—	V
		IOH = -18mA MIL. IOH = -24mA COM'L.				
VOL	Output LOW Voltage		—	0.3	0.5	V
VH	Input Hysteresis	Vcc = 5V	—	200	—	mV
IOFF	Bus Leakage Current	Vcc = 0V, VO = 4.5V	—	—	100	µA
ICC	Quiescent Power Supply Current	Vcc = Max. VIN = GND or Vcc	—	0.2	1.5	mA

NOTES:

2598 (b) 05

- 1 For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
 2 Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
 3 Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ.	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current (Inputs TTL HIGH)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	—	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$, Outputs Open $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	—	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$, Outputs Open $f_i = 10\text{MHz}$, 50% Duty Cycle $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	—	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	—	5.0	
		$V_{CC} = \text{Max.}$, Outputs Open $f = 2.5\text{MHz}$, 50% Duty Cycle $\overline{OE}_1 = \overline{OE}_2 = \text{GND}$ Ten Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	—	7.8 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	—	17.8 ⁽⁵⁾	

NOTES:

- 1 For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type
- 2 Typical values are at $V_{CC} = 5.0V$, +25°C ambient, and maximum loading.
- 3 Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND .
- 4 This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5 Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested
- 6 $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} \text{DH} + I_{CCD} (f_{CP}/2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$
 $\text{DH} = \text{Duty Cycle for TTL Inputs High}$
 $N_i = \text{Number of TTL Inputs at DH}$
 $I_{CCD} = \text{Dynamic Current Caused by an Output Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$
 All currents are in milliamps and all frequencies are in megahertz.

2598 [01] 08

SWITCHING CHARACTERISTICS OVER OPERATING RANGE – IDT54/74FBT827A/B/C

Symbol	Parameter	Condition ⁽¹⁾	54/74FBT827A				54/74FBT827B				54/74FBT827C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPHL tPLH	Propagation Delay DI to Yi	CL = 50pF RL = 500Ω	—	7.0	—	—	—	5.0	—	—	—	4.4	—	—	ns
tPZH tPZL	Output Enable Time OE to Yi		—	12.0	—	—	—	8.0	—	—	—	7.0	—	—	ns
tPHZ tPLZ	Output Disable Time OE to Yi		—	12.0	—	—	—	7.0	—	—	—	6.0	—	—	ns

SWITCHING CHARACTERISTICS OVER OPERATING RANGE – IDT54/74FBT828A/B/C

Symbol	Parameter	Condition ⁽¹⁾	54/74FBT828A				54/74FBT828B				54/74FBT828C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPHL tPLH	Propagation Delay DI to Yi	CL = 50pF RL = 500Ω	—	7.0	—	—	—	5.5	—	—	—	4.4	—	—	ns
tPZH tPZL	Output Enable Time OE to Yi		—	11.0	—	—	—	8.0	—	—	—	7.0	—	—	ns
tPHZ tPLZ	Output Disable Time OE to Yi		—	10.0	—	—	—	7.0	—	—	—	6.0	—	—	ns


NOTES:

- 1 See test circuits and waveforms.
- 2 Minimum limits are guaranteed but not tested on Propagation Delays.
- 3 These parameters are guaranteed, but not tested.

2596 tbl 07

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2598 tbl 08


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES

- Diagram shown for input Control Enable-LOW and input Control Disable HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz, $Z_o \leq 50\Omega$, $t_r \leq 2.5$ ns, $t_r \leq 2.5$ ns.

2598 drw 04

ORDERING INFORMATION



2598 drw, 04