

LED Control driver


General Description

ETK6207 is an LED Control driver on a 1/7 to 1/8 duty factor. 6 segment output lines, 4 grid output lines, 3 segment/grid output lines, one display memory, control circuit, key scan circuit are all incorporated into a single chip to build a highly reliable peripheral device for a single chip microcomputer. Serial data is fed to ETK6207 via a three-line serial interface.

Features

- CMOS Technology
- Low Power Consumption
- Multiple Display Modes(4~7 Grid, 6~9 segment)
- Key scaning(6×1 Matrix)
- 8-step Dimming Circuitry
- Serial Interface for Clock, Data Input, Data Output, Strobe Pins
- Package: TSSOP20(ETK6207)

Pin Configuration




Pin Function

Pin No	Pin Name	I/O	Description
1	OSC	I	Oscillator Input Pin
1	1 OSC 1		A resistor is connected to this pin to determine the oscillation frequency
			Data Output and Input Pin(N-channel, Open-Drain)
2	DI/O		This pin outputs serial data at the falling edge of the shift clock and
			that pin inputs serial data at the rising edge of the shift clock.
3	CLK	I	Clock Input Pin
3	CLK	1	This pin reads serial data at the rising edge and outputs data at the falling edge
			Serial Interface Strobe Pin
4	STB	I	The data input after the STB has fallen is processed as a command
			When this pin is "HIGH", CLK is ignored
			Key Data Input Pins
5	K2	I	The data sent to these pins are latched at the end of the display cycle
			(Interface Pull-Low Resistor)
6	VDD		Power Supply
7~12	SG1/KS1	0	Segment Output Pins(p-channel, open drain)
1,~12	\sim SG6/KS6		Also acts as the Key Source
1215	SG12/GR7∼	0	Segment/Grid Output Pins
13~15	SG14/GR5	О	
18	GND		Grond Pin
16、17	CD4- CD1		Grid Output Pins
19、20	GR4∼GR1	О	


INPUT/OUTPUT CONFIGURATIONS

The schematic diagrams of the input and output circuits of the logic section are shown below.


1. Input Pins: CLK, STB&DI/O




2. Input Pins: K2




3. Output Pins: DI/O, GR1~GR4




4. Output Pins: SG1~SG6



5. SG12/GR7~SG14/GR5



Block Diagram



Functional Description

COMMANDS

A command is the first byte(b0~b7) inputted to ETK6207 via the DIN Pin after STB Pin has changed from HIGH to LOW State. If for some reason the STB Pin is set to HIGH while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

Command 1: Display Mode Setting Commands

ETK6207 provides 2 display mode settings as shown in the diagram below: As started earlier a command is the first one byte($b0\sim b7$) transmitted to ETK6207 via the DIN Pin when STB is LOW. However, for these commands, the bit 3 to bit $6(b2\sim b5)$ are ignored, bit 7&bit $8(b6\sim b7)$ are given a value of 0.

The Display Mode Setting Commands determine the number of segments and grids to be used (6 to 9 segments, 4 to 7 grids). A display commands ON must be executed in order to resume display. If the same mode setting is selected, no command execution is take place, therefore, nothing happens.

When Power is turned ON, the 7-grid, 6-segment modes is selected.

MSB					LSB
0	0		_	b1	b0

b2~b5: Not Relevant

Display Mode Setting:

b1, b0—0 0: 4 Grids, 9 Segments

b1, b0—0 1: 5 Grids, 8 Segments

b1, b0—1 0: 6 Grids, 7 Segments

b1, b0—1 1: 7 Grids, 6 Segments

Command 2: Data Setting Commands

Data Setting Commands executes the Data Write or Data Read Modes for ETK6207. The data Setting Command, the bits 5 and 6(b4, b5) are ignored, bit 7(b6) is given the value of 1 while bit 8(b7) is given the value of 0.

When Power is turned ON, bit 4 to bit $1(b3\sim b0)$ are given the value of 0

MSB						LSB
0	1	_	b3	b2	b1	b0

b4,b5: Not Relevant

Mode Setting:

b3 —0: Normal Operation Mode

b3—1: Test Mode

Address Increment Mode Settings(Display Mode):

b2—0: Increment Address after Data has been written

b2—1: Fixes Address


Data Write & Read Mode Setting:

b1,b0—0 0: Write Data to Display Mode

b1,b0—1 0: Read Key Data

ETK6207 KEY MATRIX&KEY INPUT DATA STORAGE RAM

ETK6207 Key Matrix consists of 6×1 array as shown below:



Each data entered by each key is stored as follows and read by a READ Command, starting from the last significant bit of the next data(b7) is read.

K2	К2		Reading Sequence
SG1/KS1	SG2/KS2	X	
SG3/KS3	SG4/KS4	X	↓
SG5/KS5	SG6/KS6	X	
b1	b4	b7	

Note: b7 do not care.

Command 3: Address Setting Commands

Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of 00H to 0DH. If the address is set to 0EH or higher, the data is ignored until a valid address is set.

When power is turned ON, the address is set at 00H.

MSB							LSB
1	1	_	_	b3	b2	b1	b0

b4, b5: Not Relevant

The address of b3~b0: 00H~0DH

DISPLAY MODE AND RAM ADDRESS

Data transmitted from an external device to ETK6207 via the interface are stored in the Display RAM and are assigned address.

The RAM addresses of ETK6207 are given below in 8 bits unit.

SG1SG4	SG5SG8	SG9SG12	SG13SG16	
$00H_{ m L}$	$00H_{\mathrm{U}}$	$01H_{\rm L}$	$01H_{\mathrm{U}}$	DIG1
$02H_{\rm L}$	$02H_{\mathrm{U}}$	$03H_{\rm L}$	$03H_{\mathrm{U}}$	DIG2
$04 H_{ m L}$	$04 H_{\mathrm{U}}$	$05H_{L}$	$05H_{\mathrm{U}}$	DIG3
$06H_{L}$	$06H_{\mathrm{U}}$	$07H_{L}$	$07H_{\mathrm{U}}$	DIG4
$08H_{ m L}$	$08 H_{\mathrm{U}}$	$09H_{L}$	$09H_{\mathrm{U}}$	DIG5
$0\mathrm{AH_L}$	$0\mathrm{AH}_\mathrm{U}$	$0\mathrm{BH}_\mathrm{L}$	$0\mathrm{BH}_\mathrm{U}$	DIG6
$0\mathrm{CH_L}$	$0CH_U$	$0\mathrm{DH_L}$	$0\mathrm{DH}_\mathrm{U}$	DIG7

b0b3	b4b7
xxH_L	${ m xxH}_{ m U}$
Lower 4 bits	Higher 4 bits

Command 4: Display Control Commands

The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON, a 1/16 pulse width is selected and the displayed is turned OFF (the key scanning is stopped).

MSB						LSB
1	0	_	b3	b2	b1	b0

b4,b5 : Not Relevant

Display Setting:

b3—0: Display OFF (Key Scan Continues)

b3—1: Display ON

Dimming Quantity Setting:

000: Pulse width=1/16

001: Pulse width = 2/16

010: Pulse width = 4/16

011: Pulse width =10/16

100: Pulse width =11/16


101: Pulse width = 12/16

110: Pulse width = 13/16

111: Pulse width = 14/16


SCANNING AND DISPLAY TIMING

The Key Scanning and Display Timing diagram is given below. One cycle of key scanning consists of 2 frames. The data of the 6×1 matrix is stored in the RAM.



SERIAL COMMUNICATION FORMAT

The following diagram shows the ETK6207 serial communication format. The DI/O Pin is an N-channel, open-drain output pin, therefore, it is highly recommended that an external pull-up resistor($1K\sim10K$) must be connected to DI/O.




 t_{wait} (waiting time) $\geq 1 \mu s$

It must be noted that when the data is read, the waiting time (t_{wait}) between the risings of the eighth clock that has set the command and the galling of the first clock that has read the data is greater or equal to $1\mu s$.

SWITCHING CHARACTERISTIC WAVEFORM

ETK6207 Switching Characteristics Waveform is given below.



PW_{CLK} (Clock Pulse Width) ≥400ns

 $t_{setup} \ (\, Data \ Setup \ Time \,) \ \geq \! 100 ns$

 $t_{CLK-STB}$ (Clock-Strobe Time) $\geq 1 \mu s$

 t_{TZH} (Rise Time) $\leq 1 \mu s$

 t_{TZL} <1 μs

 PW_{STB} (Strobe Pulse Width) $\ge 1 \mu s$

 t_{hold} (Data Hold Time) $\geq 100 \text{ns}$

 t_{THZ} (Fall Time) $\leq 10 \mu s$

fosc=Oscillation Frequency

 t_{TLZ} <10 μs


Note: Test condition under

 t_{THZ} (Pull low resistor=10k Ω , Loading capacitor=300pF)

 t_{TLZ} (Pull low resistor=10k Ω , Loading capacitor =300pF)

APPLICATION

1. Display memory is updated by incrementing addresses. Please refer to the following diagram.



Command 1: Display Mode Setting Command


Command 2: Data Setting Command

Command 3: Address Setting Command

Data 1∼n: Transfer Display Data (14 Bytes max)

Command 4: Display Control Command

2. The following diagram shows the waveform when updating specific addresses.




Command 2: Data Setting Command

Command 3: Address Setting Command

Data: Display Data

RECOMMENDED SOFTWARE PROGRAMMING FLOWCHART



Note:

- 1. Command 1: Display Mode Commands
- 2. Command 2: Data Setting Commands
- 3. Command 3: Address Setting Commands
- 4. Command 4: Display Control Commands

When IC power is applied for the first time, the content of the Display RAM is not defined; thus, it is strongly suggested that the contents of the Display RAM must be cleared during the initial setting.

Absolute Maximum Ratings

1. $(Ta=25^{\circ}C,GND=0V)$

Parameter	Symbol	Ratings	Unit	
Supply Voltage	$V_{ m DD}$	- 0.5∼+7	V	
Logic Input Voltage	$V_{\rm I}$	$-0.5 \sim V_{DD} + 0.5$	V	
Driver Output Current	I_{OLGR}	+250	mA	
Driver Output Current	I_{OHSG}	-50	mA	
Maximum Driver Output	ī	400	m A	
Current/Total	$\mathbf{I}_{ ext{TOTAL}}$	400	mA	

2. RECOMMENDED OPERATING RANGE ($Ta=-20\sim+70^{\circ}C$,GND=0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Logic Supply Voltage	V_{DD}	3	5	5.5	V
Dynamic Current(see Note)	I_{DDdyn}	_	_	5	mA
High-Level Input Voltage	$V_{ m IH}$	$0.6V_{\mathrm{DD}}$		$V_{ m DD}$	V
Low- Level Input Voltage	V_{IL}	0	_	$0.3V_{\mathrm{DD}}$	V

Note: Test Condition: Set Display Control Commands=80H (Display Turn OFF State & under no load)


Electrical Characteristics (V_{DD} =5V, GND=0V, Ta=25°C)


Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
High-Level Output	I_{OHSG1}	V_{O} = V_{DD} -2 V SG1 \sim SG6, SG12 \sim SG14	-20	-25	-40	mA
Current	I_{OHSG2}	$V_O = V_{DD}$ -3V SG1 \sim SG6, SG12 \sim SG14	-25	-30	-50	mA
Low-Level Output Current	I_{OLGR}	V_{O} =0.3V GR1 \sim GR7,	100	140	_	mA
Low-Level Output Current	I_{OLDOUT}	V ₀ =0.4V	4	_	_	mA
Segment High-Level Output Current Tolerance	I _{TOLSG}	V_{O} = V_{DD} -3 V SG1 \sim SG6, SG12 \sim SG14	l	_	+5	%
High-Level Input Voltage	$V_{ m IH}$	_	$0.6V_{DD}$	_	5	V
Low-Level Input Voltage	$ m V_{IL}$		0	_	$0.3V_{DD}$	V
Oscillation Frequency	fosc	R=51k	350	500	650	kHz
K2 Pull Down Resistor	R_{KN}	K2 V _{DD} =5V	40	_	100	kΩ

(V_{DD} =3V, GND=0V, Ta=25°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
High-Level Output Current	I_{OHSG1}	$V_O = V_{DD}$ -2V SG1 \sim SG6, SG12 \sim SG14	-15	-20	-35	mA
Low-Level Output Current	I_{OLGR}	V_0 =0.3V GR1 \sim GR7,	100	140	_	mA
Low-Level Output Current	I_{OLDOUT}	V _O =0.4V	4	_	_	mA
Segment High-Level Output Current Tolerance	I_{TOLSG}	$V_O = V_{DD}$ -3V SG1 \sim SG6, SG12 \sim SG14		_	+5	%
High-Level Input Voltage	V_{IH}	_	$0.8 \mathrm{V}_\mathrm{DD}$	_	3.3	V
Low-Level Input Voltage	$ m V_{IL}$	_	0	_	$0.3V_{DD}$	V
Oscillation Frequency	fosc	R=51k	300	420	580	kHz
K2 Pull Down Resistor	R_{KN}	$K2$ $V_{DD} = 3V$	40	_	100	kΩ

Application Circuits






Note:

- 1. The capacitor $(0.1\mu\text{F})$ connected between the GND and VDD pins must be located as close as possible to the ETK6207 chip.
- 2. It is strongly suggested that the NC pin (pins 10) be connected to the GND.

Package Dimension

TSSOP20



Note: Level 1 Environment-related substances in SS-00259 should NEVER be used.

Purchase ink, paint, wire rods, and molding resins only from the business partner that Sony approves as Green Partners.