## - General Description

BR24Axxx-WM is a serial EEPROM of $I^{2} C$ BUS interface method.

## -Features

- Completely conforming to the world standard $I^{2} C$ BUS All controls available by 2 ports of serial clock (SCL) and serial data (SDA)
- Wide temperature range $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 2.5 V to 5.5 V single power source operation most suitable for battery use
- Page write mode useful for initial value write at factory shipment
- Auto erase and auto end function at data rewrite
- Low current consumption
$\Rightarrow$ At write operation (5V) : 1.2 mA (Typ.) ${ }^{* 1}$
$>$ At read operation (5V) $: 0.2 \mathrm{~mA}$ (Typ.)
$>$ At standby condition (5V) : 0.1 $\mu \mathrm{A}$ (Typ.)
- Write mistake prevention function
> Write (write protect) function added
> Write mistake prevention function at low voltage
- Data rewrite up to $1,000,000$ times $\left(\mathrm{Ta} \leqq 25^{\circ} \mathrm{C}\right)$
- Data kept for 40 years $\left(\mathrm{Ta} \leqq 25^{\circ} \mathrm{C}\right)$
- Noise filter built in SCL / SDA terminal
- Shipment data all address FFh
*1 BR24A32-WM, BR24A64-WM : 1.5mA

OPackages W (Typ.) $\times \mathrm{D}$ (Typ.) $\times \mathrm{H}$ (Max.)

$5.00 \mathrm{~mm} \times 6.20 \mathrm{~mm} \times 1.71 \mathrm{~mm}$


SOP- J8
$4.90 \mathrm{~mm} \times 6.00 \mathrm{~mm} \times 1.65 \mathrm{~mm}$


MSOP8
$2.90 \mathrm{~mm} \times 4.00 \mathrm{~mm} \times 0.90 \mathrm{~mm}$

## -Page write

| Number of Pages | 8Byte | 16Byte | 32Byte |
| :---: | :---: | :---: | :---: |
| Product <br> number | BR24A01A-WM | BR24A04-WM | BR24A32-WM |
|  | BR24A02-WM | BR24A08-WM | BR24A64-WM |

-BR24Axxx-WM

| Capacity | Bit format | Type | Power source voltage | SOP8 | SOP-J8 | MSOP8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 Kbit | $128 \times 8$ | BR24A01A-WM | 2.5 V to 5.5 V | $\bullet$ | $\bullet$ |  |
| 2 Kbit | $256 \times 8$ | BR24A02-WM | 2.5 V to 5.5 V | $\bullet$ | $\bullet$ | - |
| 4 Kbit | $512 \times 8$ | BR24A04-WM | 2.5 V to 5.5 V | $\bullet$ | $\bullet$ |  |
| 8 Kbit | $1 \mathrm{~K} \times 8$ | BR24A08-WM | 2.5 V to 5.5 V | $\bullet$ | $\bullet$ |  |
| 16 Kbit | $2 \mathrm{~K} \times 8$ | BR24A16-WM | 2.5 V to 5.5 V | $\bullet$ | $\bullet$ |  |
| 32 Kbit | $4 \mathrm{~K} \times 8$ | BR24A32-WM | 2.5 V to 5.5 V | $\bullet$ |  |  |
| 64 Kbit | $8 \mathrm{~K} \times 8$ | BR24A64-WM | 2.5 V to 5.5 V | $\bullet$ |  |  |

- Absolute Maximum Ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{Cc}}$ | -0.3 to +6.5 | V |  |
| Power Dissipation | Pd | 450 (SOP8) | mW | When using at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or higher 4.5 mW to be reduced per $1^{\circ} \mathrm{C}$. |
|  |  | 450 (SOP-J8) |  | When using at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or higher 4.5 mW to be reduced per $1^{\circ} \mathrm{C}$. |
|  |  | 310 (MSOP8) |  | When using at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or higher 3.1 mW to be reduced per $1^{\circ} \mathrm{C}$. |
| Storage Temperature | Tstg | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | Topr | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |  |
| Terminal Voltage | - | -0.3 to $\mathrm{V}_{\mathrm{cc}}+1.0$ | V |  |

## - Memory cell characteristics ( $\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}$ to 5.5 V )

| Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max |  |  |
| Number of data rewrite times ${ }^{*}$ | $1,000,000$ | - | - | Times | $\mathrm{Ta} \leqq 25^{\circ} \mathrm{C}$ |
|  | 100,000 | - | - |  | $\mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ |
| Data hold years ${ }^{\star 1}$ | 40 | - | - | Years | $\mathrm{Ta} \leqq 25^{\circ} \mathrm{C}$ |
|  | 10 | - | - |  | $\mathrm{Ta} \leqq 105^{\circ} \mathrm{C}$ |

OShipment data all address FFh *1Not 100\% TESTED

## ORecommended Operating Ratings

| Parameter | Symbol | Ratings | Unit |
| :--- | :---: | :---: | :---: |
| Power source voltage | $\mathrm{V}_{\mathrm{CC}}$ | 2.5 to 5.5 | V |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | 0 to $\mathrm{V}_{\mathrm{CC}}$ |  |

- Electrical characteristics (Unless otherwise specified, $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{cc}}=2.5 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| "HIGH" input voltage | VIH | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | - | V |  |
| "LOW" input voltage | VIL | - | - | 0.3 V cc | V |  |
| "LOW" output voltage 1 | Vol | - | - | 0.4 | V | IoL=3.0mA (SDA) |
| Input leak current | ILI | -1 | - | 1 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ |
| Output leak current | ILO | -1 | - | 1 | $\mu \mathrm{A}$ | Vout $=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$, (SDA) |
| Current consumption | ICC1 | - | - | $\frac{2.0^{*_{1}}}{3.0^{*_{2}}}$ | mA | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$,fscl= $=400 \mathrm{kHz}$, twR $=5 \mathrm{~ms}$, Byte write, Page write |
|  | IcC2 | - | - | 0.5 | mA | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}, \mathrm{fscL}=400 \mathrm{kHz}$ <br> Random read, current read, sequential read |
| Standby current | IsB | - | - | 2.0 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C c}=5.5 \mathrm{~V}, \mathrm{SDA} \cdot \mathrm{SCL}=\mathrm{V}_{\mathrm{cc}} \\ & \mathrm{A0}, \mathrm{~A} 1, \mathrm{~A} 2=\mathrm{GND}, \mathrm{WP}=\mathrm{GND} \end{aligned}$ |

[^0]
## - Operating timing characteristics (Unless otherwise specified, $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}, \mathrm{V} \mathrm{cc}=2.5 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | FAST-MODE$2.5 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{cc}} \leqq 5.5 \mathrm{~V}$ |  |  | STANDARD-MODE$2.5 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{cc}} \leqq 5.5 \mathrm{~V}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| SCL frequency | fSCL | - | - | 400 | - | - | 100 | kHz |
| Data clock "HIGH" time | thigh | 0.6 | - | - | 4.0 | - | - | $\mu \mathrm{s}$ |
| Data clock "LOW" time | tLOW | 1.2 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| SDA, SCL rise time ${ }^{*}$ | tR | - | - | 0.3 | - | - | 1.0 | $\mu \mathrm{s}$ |
| SDA, SCL fall time ${ }^{* 1}$ | tF | - | - | 0.3 | - | - | 0.3 | $\mu \mathrm{s}$ |
| Start condition hold time | tHD:STA | 0.6 | - | - | 4.0 | - | - | $\mu \mathrm{s}$ |
| Start condition setup time | tSU:STA | 0.6 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| Input data hold time | thD:DAT | 0 | - | - | 0 | - | - | ns |
| Input data setup time | tSU:DAT | 100 | - | - | 250 | - | - | ns |
| Output data delay time | tPD | 0.1 | - | 0.9 | 0.2 | - | 3.5 | $\mu \mathrm{s}$ |
| Output data hold time | tDH | 0.1 | - | - | 0.2 | - | - | $\mu \mathrm{s}$ |
| Stop condition setup time | tSU:STO | 0.6 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| Bus release time before transfer start | tBuF | 1.2 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| Internal write cycle time | tWR | - | - | 5 | - | - | 5 | ms |
| Noise removal valid period (SDA, SCL terminal) | tl | - | - | 0.1 | - | - | 0.1 | $\mu \mathrm{s}$ |
| WP hold time | tHD:WP | 0 | - | - | 0 | - | - | ns |
| WP setup time | tSU:WP | 0.1 | - | - | 0.1 | - | - | $\mu \mathrm{s}$ |
| WP valid time | tHIGH:WP | 1.0 | - | - | 1.0 | - | - | $\mu \mathrm{s}$ |

*1 Not 100\% tested

## - FAST-MODE and STANDARD-MODE

FAST-MODE and STANDARD-MODE are of same operations, and mode is changed. They are distinguished by operating speeds. 100 kHz operation is called STANDARD-MODE, and 400 kHz operation is called FAST-MODE. This operating frequency is the maximum operating frequency, so 100 kHz clock may be used in FAST-MODE. At $\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}$ to 5.5 V , 400 kHz , namely, operation is made in FASTMODE. (Operation is made also in STANDARD-MODE.)

## -Sync Data Input / Output Timing



Olnput read at the rise edge of SCL
OData output in sync with the fall of SCL
Figure 1-(a) Sync data input / output timing


Figure 1-(c) Write cycle timing


OAt write execution, in the area from the DO taken clock rise of the first DATA(1), to tWR, set WP="LOW".
OBy setting WP "HIGH" in the area, write can be cancelled.
When it is set WP="HIGH" during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again.

Figure 1-(e) WP timing at write cancel


Figure 1-(b) Start-stop bit timing


Figure 1-(d) WP timing at write execution

## -Block Diagram



## -Pin Configuration


-Pin Descriptions

| Terminal name | Input / output | Function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BR24A01A-WM | BR24A02-WM | BR24A04-WM | BR24A08-WM | BR24A16-WM | BR24A32-WM | BR24A64-WM |
| A0 | Input | Slave address setting |  | Not connected |  |  | Slave address setting |  |
| A1 | Input | Slave address setting |  |  | Not connected |  | Slave address setting |  |
| A2 | Input | Slave address setting |  |  |  | Not used | Slave address setting |  |
| GND | - | Reference voltage of all input / output, 0V |  |  |  |  |  |  |
| SDA | Input / output | Slave and word address, Serial data input serial data output |  |  |  |  |  |  |
| SCL | Input | Serial clock input |  |  |  |  |  |  |
| WP | Input | Write protect terminal |  |  |  |  |  |  |
| Vcc | - | Connect the power source. |  |  |  |  |  |  |

## - Typical Performance Curves

(The following values are Typ. ones.)


Figure 2. H input voltage VIH1,2
(SCL,SDA,WP)


Figure 4. L output voltage VOL1-IOL1 $\left(\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}\right)$


Figure 3. Linput voltageVIL1,2 (SCL,SDA,WP)


Figure 5. Input leak current ILI (SCL,WP)

## -Typical Performance Curves - Continued



Figure 6. Output leak current ILO(SDA)


Figure 8. Current consumption at WRITE operation ICC1 (fSCL=400kHz)


Figure 7. Current consumption at WRITE operation ICC1 (fSCL=400kHz)


Figure 9. Current consumption at READ operation ICC2 (fSCL=400kHz)

## -Typical Performance Curves - Continued



Figure 10. Current consumption at WRITE operation ICC1 (fSCL=100kHz)


Figure 12. Current consumption at READ operation ICC2 (fSCL=100kHz)


Figure 11. Current consumption at WRITE operation ICC1 (fSCL=100kHz)


Figure 13. Standby current ISB

## -Typical Performance Curves - Continued



Figure 14. SCL frequency fSCL


Figure 15. Data clock "H" time tHIGH


Figure 17. Start condition hold time tHD:STA

## -Typical Performance Curves - Continued



Figure 18. Start condition setup time tSU:STA


Figure 20. Input data hold time tHD:DAT(LOW)


Figure 19. Input data hold time tHD:DAT(HIGH)


Figure 21. Input data setup time tSU:DAT(HIGH)

## -Typical Performance Curves - Continued



Figure 22. Input data setup time tSU:DAT(LOW)

Figure 24. Output data delay time tPD1


Figure 23. Output data delay time tPDO


Figure 25. Bus release time before transfer start tBUF

## -Typical Performance Curves - Continued



Figure 26. Internal write cycle time tWR


Figure 28. Noise removal valid time tI(SCL L)


Figure 27. Noise removal valid time tI(SCL H)


Figure 29. Noise removal valid time tI(SDA H)


Figure 30. Noise removal valid time $\mathrm{tI}(\mathrm{SDA} \mathrm{L})$



Figure 31. WP setup time tSU:WP

Figure 32. WP valid time tHIGH:WP

## - $1^{2} \mathrm{C}$ bUS Communication

$\mathrm{OI}^{2} \mathrm{C}$ BUS data communication
$I^{2} \mathrm{C}$ BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8 bit long, and acknowledge is always required after each byte. $I^{2}$ C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).
Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by address peculiar to devices. EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".


Figure 33. Data transfer timing
OStart condition (Start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this confdition is satisfied, any command is executed.

OStop condition (stop bit recongnition)

- Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal

- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device ( $\mu$-COM at slave address input of write command, read command, and this IC at data output of readcommand) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and $\mu$-COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- Each write operation outputs acknowledge signal (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- Each read operation outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'.
- When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master ( $\mu$-COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read operation. And this IC gets in status.


## ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/W --- READ / $\overline{\text { WRITE }}$ ) of slave address is used for designating write or read operation, and is as shown below.

$$
\begin{aligned}
& \text { Setting } R / \overline{\mathrm{W}} \text { to } 0 \text {------- write (setting } 0 \text { to word address setting of random read) } \\
& \text { Setting R / } \overline{\mathrm{W}} \text { to } 1 \text {------ read }
\end{aligned}
$$

| Type | Slave address |  |  |  |  |  |  | Maximum number of <br> connected buses |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BR24A01A-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | $\mathrm{R} / \overline{\mathrm{W}}$ | 8 |
| BR24A02-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | $\mathrm{R} / \overline{\mathrm{W}}$ | 8 |
| BR24A04-WM | 1 | 0 | 1 | 0 | A2 | A1 | PS | $\mathrm{R} / \overline{\mathrm{W}}$ | 4 |
| BR24A08-WM | 1 | 0 | 1 | 0 | A2 | P1 | P 0 | $\mathrm{R} / \overline{\mathrm{W}}$ | 2 |
| BR24A16-WM | 1 | 0 | 1 | 0 | P2 | P1 | P0 | $\mathrm{R} / \overline{\mathrm{W}}$ | 1 |
| BR24A32-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | $\mathrm{R} / \overline{\mathrm{W}}$ | 8 |
| BR24A64-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | $\mathrm{R} / \overline{\mathrm{W}}$ | 8 |



PS, P0 to P2 are page select bits.
Note) Up to 4 units BR24A04-WM, up to 2 units of BR24A08-WM, and one unit of BR24A16-WM can be connected. Device address is set by 'H' and 'L' of each pin of A0, A1, and A2.

## - Write Command

OWrite cycle

- Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity. Up to 32 arbitrary bytes can be written. (In the case of BR24A32 / A64-WM)

*1 As for WA7, BR24A01A-WM becomes Don't care.

Figure 34. Byte write cycle (BR24A01A/02/04/08/16-WM)

*1 As for WA12, BR24A32-WM becomes Don't care.

Figure 35. Byte write cycle (BR24A32/64-WM)

*1 As for WA7, BR24A01A-WM becomes Don't care. *2 As for BR24A01A/02-WM become ( $n+7$ ).

Figure 36. Page write cycle (BR24A01A/02/04/08/16-WM)

*1 As for WA12, BR24A32-WM becomes Don't care.

Figure 37. Page write cycle (BR24A32/64-WM)

- Data is written to the address designated by word address (n-th address)
- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, the following can be written in bulk : Up to 8 bytes (BR24A01A-WM, BR24A02-WM)
: Up to 16bytes (BR24A04-WM, BR24A08-WM,BR24A16-WM)
: Up to 32bytes (BR24A32-WM, BR24A64-WM
And when data of the maximum bytes or higher is sent, data from the first byte is overwritten.
(Refer to "Internal address increment" in Page 15.)
- As for page write cycle of BR24A01A-WM and BR24A02-WM, after the significant 5 bits ( 4 significant bits in BR24A01A-WM) of word address are designated arbitrarily, and as for page write command of BR24A04-WM, BR24A08-WM, and BR24A16-WM, after page select bit (PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits (insignificant 3 bit in BR24A01A-WM, and BR24A02-WM) is incremented internally, and data up to 16 bytes (up to 8 bytes in BR24A01A-WM and BR24A02-WM) can be written.
- As for page write cycle of BR24A32-WM and BR24A64-WM, after the significant 7 bits (in the case of BR24A32-WM) of word address, or the significant 8 bits (in the case of BR24A64-WM) of word address are designated arbitrarily, by continuing data input of 2 byte or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.

Note)


Figure 38. Difference of slave address of each

ONotes on write cycle continuous input
Note)


Figure 40. Difference of each type of slave address
ONotes on page write cycle
List of numbers of page write

| Number of Pages | 8Byte | 16Byte | 32Byte |
| :---: | :---: | :---: | :---: |
| Product | BR24A01A-WM | BR24A04-WM | BR24A32-WM |
| number | BR24A02-WM | BR24A08-WM | BR24A64-WM |

The above numbers are maximum bytes for respective types.
Any bytes below these can be written. In the case BR24A02-WM, 1 page=8bytes, but the page write cycle write time is 5 ms at maximum for 8 byte bulk write. It does not stand 5 ms at maximum $\times 8$ byte $=40 \mathrm{~ms}$ (Max.).

OInternal address increment Page write mode (in the case of BR24A02-WM)


For example, when it is started from address 06h, therefore, increment is made as below,
06h $\rightarrow 07 \mathrm{~h} \rightarrow 00 \mathrm{~h} \rightarrow 01 \mathrm{~h}---$, which please note.
*06h..006 in hexadecimal, therefore, 00000110 becomes a binary number.
OWrite protect (WP) terminal

- Write protect (WP) function

When WP terminal is set $\mathrm{V}_{\mathrm{cc}}$ ( H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to $\mathrm{V}_{\mathrm{cc}}$ or GND, or control it to H level or L level. Do not use it open. At extremely low voltage at power ON / OFF, by setting the WP terminal 'H', mistake write can be prevented.
During tWR, set the WP terminal always to 'L'. If it is set 'H', write is forcibly terminated.

## - Read Command

ORead cycle
Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle. Random read cycle is a command to read data by designating address, and is used generally.
Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.


Figure 42. Random read cycle (BR24A32/64-WM) *1 As for WA12, BR24A32-WM become Don't care.


Figure 43. Current read cycle


Figure 44. Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address ( $n$ )-th address, i.e., data of the ( $n+1$ )-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master ( $\mu$-COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where 'H' is input to ACK signal after DO and SDA signal is started at SCL signal 'H' .
- When 'H' is not input to ACK signal after DO, sequential read gets in, and the next data is output.

Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input ' H ' to ACK signal after D0, and to start SDA at SCL signal 'H'.

- Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary DO and SDA is started at SCL signal 'H'.

Note)


Figure 45. Difference of slave address of each type

[^1]
## -Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Figure 46(a), Figure 46(b), and Figure 46(c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if ' H ' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.


Figure 46-(a) The case of dummy clock +START+START+ command input


Figure 46-(b) The case of START +9 dummy clocks +START+ command input


Figure 46-(c) START $\times 9+$ command input

* Start command from START input.


## - Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write operation, while if it sends back ' H ', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR $=5 \mathrm{~ms}$.
When to write continuously, $\mathrm{R} / \overline{\mathrm{W}}=0$, when to carry out current read cycle after write, slave address $\mathrm{R} \overline{\mathrm{M}}=1$ is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.


Figure 47. Case to continuously write by acknowledge polling
$17 / 28$

## -WP valid timing (write cancel)

WP is usually fixed to ' $H$ ' or ' L ', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting $W P=' H$ ', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in DO of data(in page write cycle, the first byte data) is cancel invalid area.
WP input in this area becomes Don't care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise of SCL to take in DO to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Figure 48.) After execution of forced end by WP, standby status gets in, so there is no need to wait for tWR ( 5 ms at maximum).


Figure 48. WP valid timing

## - Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled.
(Refer to Figure 49.)
However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.


Figure 49. Case of cancel by start, stop condition during slave address input

## - I/O peripheral circuit

OPull up resistance of SDA terminal
SDA is NMOS open drain, so requires pull up resistance. As for this resistance value ( $R_{P U}$ ), select an appropriate value to this resistance value from microcontroller $V_{I L}, I_{L}$, and $V_{\text {OL }}-l_{\text {oL }}$ characteristics of this IC. If $R_{\text {PU }}$ is large, operating frequency is limited. The smaller the $R_{\text {pu }}$, the larger the consumption current at operation.
OMaximum value of $R_{\text {Pu }}$
The maximum value of $R_{P U}$ is determined by the following factors.
(1)SDA rise time to be determined by the capacitance (CBUS) of bus line of $R_{P U}$ and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
(2)The bus electric potential (A) to be determined by input leak total ( $\mathrm{I}_{\mathrm{L}}$ ) of device connected to bus at output of ' H ' to SDA bus and RPU should sufficiently secure the input 'H' level (VIH) of microcontroller and EEPROM including recommended noise margin $0.2 \mathrm{~V}_{\mathrm{cc}}$.

$$
\begin{aligned}
& \mathrm{Vcc}-\mathrm{I}_{\mathrm{L}} \mathrm{R}_{\mathrm{PU}}-0.2 \mathrm{VCc} \geqq \mathrm{~V}_{\mathrm{IH}} \\
& \therefore \mathrm{R}_{\mathrm{PU}}=\frac{0.8 \mathrm{Vcc}-\mathrm{V}_{\mathrm{IH}}}{\mathrm{I}_{\mathrm{L}}}
\end{aligned}
$$

Ex. ) When $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{cc}}$, from (2)

$$
\begin{aligned}
\mathrm{R}_{\mathrm{PU}} & \leqq \frac{0.8 \times 3-0.7 \times 3}{10 \times 10^{-8}} \\
& \leqq 300[\mathrm{k} \Omega]
\end{aligned}
$$

OMinimum value of $R_{P U}$
The minimum value of $R_{P u}$ is determined by the following factors.

(1)When IC outputs LOW, it should be satisfied that $\mathrm{V}_{\text {olmax }}=0.4 \mathrm{~V}$ and Iolmax $=3 \mathrm{~mA}$.

$$
\frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{R}_{\mathrm{PU}}} \leqq \mathrm{l}_{\mathrm{OL}} \quad \therefore \quad \mathrm{R}_{\mathrm{PU}} \leqq \frac{\mathrm{~V}_{\mathrm{C}}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{l}_{\mathrm{OL}}}
$$

(2) $\mathrm{V}_{\text {oLMAX }}=0.4 \mathrm{~V}$ should secure the input 'L' level $\left(\mathrm{V}_{\mathrm{LL}}\right)$ of microcontroller and EEPROM including recommended noise margin $0.1 \mathrm{~V}_{\mathrm{cc}}$.
Volmax $\leqq$ VIL-0.1 VCC
Ex. ) When $\mathrm{V}_{\mathrm{Cc}}=3 \mathrm{~V}, \mathrm{VOL}=0.4 \mathrm{~V}$, $\mathrm{IOL}=3 \mathrm{~mA}$, microcontroller, EEPROM $\mathrm{VIL}=0.3 \mathrm{~V}_{\mathrm{Cc}}$ from (1)

$$
\begin{aligned}
\mathrm{R}_{\mathrm{PU}} & \geqq \frac{3-0.4}{3 \times 10^{-3}} \\
& \geqq 867[\Omega]
\end{aligned}
$$

And

$$
\begin{aligned}
\mathrm{V}_{\mathrm{OL}} & =0.4[\mathrm{~V}] \\
\mathrm{V}_{\mathrm{IL}} & =0.3 \times 3 \\
& =0.9[\mathrm{~V}]
\end{aligned}
$$

Therefore, the condition (2) is satisfied.
OPull up resistance of SCL terminal
When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several $k \Omega$ to several ten $k \Omega$ is recommended in consideration of drive performance of output port of microcontroller.

## -A0, A1, A2, WP process

OProcess of device address terminals (A0,A1,A2)
Check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. Connect this terminal to pull up or pull down, or $\mathrm{V}_{\mathrm{cc}}$ or GND . And, pins ( $N, C, P I N$ ) not used as device address may be set to any of ' H ', ' L ', and 'Hi-Z'.

| Types with N.C.PIN | BR24A16/F/FJ-WM | A0, A1, A2 |
| :--- | :--- | :--- |
|  | BR24A08/F/FJ-WM | A0, A1 |
|  | BR24A04/F/FJ-WM | A0 |

OProcess of WP terminal
WP terminal is the terminal that prohibits and permits write in hardware manner. In 'H' status, only READ is available and WRITE of all address is prohibited. In the case of ' $L$ ', both are available. In the case of use it as an ROM, it is recommended to connect it to pull up or $\mathrm{V}_{\mathrm{Cc}}$. In the case to use both READ and WRITE, control WP terminal or connect it to pull down or GND.

## -Cautions on microcontroller connection

ORs
In $I^{2} C$ BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.


Figure 51. I/O circuit diagram


Over current flows to SDA line by 'H' output of microcontroller and 'L' output of EEPROM.

Figure 52. Input / output collision timing

## OMaximum value of Rs

The maximum value of Rs is determined by the following relations.
(1)SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
(2)The bus electric potential (A) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input ' L ' level $\left(\mathrm{V}_{\mathrm{IL}}\right)$ of microcontroller including recommended noise margin $0.1 \mathrm{~V}_{\mathrm{CC}}$.


Figure 53. I/O circuit diagram

$$
\begin{aligned}
& \frac{(\mathrm{VCc}-\mathrm{VoL}) \times \mathrm{Rs}}{\mathrm{RPU}+\mathrm{Rs}}+\mathrm{VoL}+0.1 \mathrm{Vcc} \leqq \mathrm{VIL} \\
& \therefore \mathrm{Rs} \leqq \frac{\mathrm{VIL}-\mathrm{VoL}-0.1 \mathrm{Vcc}}{1.1 \mathrm{Vcc}-\mathrm{VIL}} \times \mathrm{RPU}
\end{aligned}
$$

Example)When $\mathrm{Vcc}=3 \mathrm{~V}$, $\mathrm{VIL}=0.3 \mathrm{Vcc}, \mathrm{Vol}=0.4 \mathrm{~V}$, Rpu $=20 \mathrm{k} \Omega$,

$$
\text { from(2), } \quad \text { Rs } \leqq \frac{0.3 \times 3-0.4-0.1 \times 3}{1.1 \times 3-0.3 \times 3} \times 20 \times 10^{3}
$$

$$
\leqq 1.67[\mathrm{k} \Omega]
$$

OMinimum value of Rs
The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10 mA or below.


Figure 54. I/O circuit diagram

$$
\begin{aligned}
& \frac{\mathrm{Vcc}}{\mathrm{Rs}} \leqq \mathrm{I} \\
& \therefore \mathrm{Rs} \geqq \frac{\mathrm{VCC}}{\mathrm{I}} \\
& \text { Example) When } \mathrm{Vcc}=3 \mathrm{~V}, \mathrm{I}=10 \mathrm{~mA} \\
& \mathrm{Rs} \geqq \frac{3}{10 \times 10^{-3}} \\
& \geqq 300[\Omega]
\end{aligned}
$$

## - $I^{2}$ C BUS input / output circuit

Olnput (A0,A2,SCL)


Figure 55. Input pin circuit diagram
OInput / output (SDA)


Figure 56. Input / output pin circuit diagram

OInput (A1, WP)


Figure 57. Input pin circuit diagram

## - Notes on power ON

At power on, in IC internal circuit and set, $\mathrm{V}_{\mathrm{CC}}$ rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the operation, observe the following conditions at power on.

1. Set SDA = 'H' and SCL ='L' or 'H'
2. Start power source so as to satisfy the recommended conditions of $t_{R}, t_{\text {off }}$, and Vbot for operating POR circuit.


Recommended conditions of $\mathrm{t}_{\mathrm{R}}$, toff , Vbot

| $\mathrm{t}_{\mathrm{R}}$ | toff | Vbot |
| :---: | :---: | :---: |
| 10 ms or below | 10 ms or longer | 0.3 V or below |
| 100 ms or below | 10 ms or longer | 0.2 V or below |

Figure 58. Rise waveform diagram
3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.
a) In the case when the above condition 1 cannot be observed. When SDA becomes 'L' at power on.
$\rightarrow$ Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.


Figure 59. When SCL= 'H' and SDA= 'L'


Figure 60. When SCL='L' and SDA='L'
b) In the case when the above condition 2 cannot be observed.
$\rightarrow$ After power source becomes stable, execute software reset(Page 17).
c) In the case when the above conditions 1 and 2 cannot be observed.
$\rightarrow$ Carry out a), and then carry out b).

## -Low voltage malfunction prevention function

LVCC circuit prevents data rewrite operation at low power, and prevents wrong write. At LVCC voltage (Typ. $=1.2 \mathrm{~V}$ ) or below, it prevent data rewrite.

## - $\mathrm{V}_{\mathrm{cc}}$ noise countermeasures

OBypass capacitor
When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor ( $0.1 \mu \mathrm{~F}$ ) between IC $\mathrm{V}_{\mathrm{CC}}$ and GND . At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board $\mathrm{V}_{\mathrm{cc}}$ and GND.

## - Note of use

(1) Described numeric values and data are design representative values, and the values are not guaranteed.
(2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
(3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and operation temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.
(4)GND electric potential

Set the voltage of GND terminal lowest at any operating condition. Make sure that each terminal voltage is lower than that of GND terminal.
(5)Terminal design In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.
(6)Terminal to terminal shortcircuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

## -Ordering Information

Product Code Description


## Packaging and forming specification

E2 : Embossed tape and reel (SOP8,SOP-J8)
TR : Embossed tape and reel (MSOP8)
-Lineup

| Capacity | Package |  |
| :---: | :---: | :---: |
|  | Type | Quantity |
| 1 K | SOP8 | Reel of 2500 |
|  | SOP-J8 | Reel of 2500 |
| 2 K | SOP8 | Reel of 2500 |
|  | SOP-J8 | Reel of 2500 |
|  | MSOP8 | Reel of 3000 |
| 4 K | SOP8 | Reel of 2500 |
|  | SOP-J8 | Reel of 2500 |
| 8 K | SOP8 | Reel of 2500 |
|  | SOP-J8 | Reel of 2500 |
| 16 K | SOP8 | Reel of 2500 |
|  | SOP-38 | Reel of 2500 |
| 32 K | SOP8 | Reel of 2500 |
| 64 K | SOP8 | Reel of 2500 |

Status of this document
The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.
If there are any differences in translation version of this document formal version takes priority.

## -Physical Dimension Tape and Reel Information

## SOP8


<Tape and Reel information>
$\left.\begin{array}{|l|l|}\hline \text { Tape } & \text { Embossed carrier tape } \\ \hline \text { Quantity } & 2500 \text { pcs } \\ \hline \begin{array}{l}\text { Direction } \\ \text { of feed }\end{array} & \begin{array}{l}\text { E2 } \\ \text { (The direction is the 1pin of product is at the upper left when you hold } \\ \text { reel on the left hand and you pull out the tape on the right hand }\end{array}\end{array}\right)$


## -Physical Dimension Tape and Reel Information - Continued

## SOP-J8



## -Physical Dimension Tape and Reel Information - Continued

## MSOP8



## - Marking Diagrams



SOP-J8(TOP VIEW)



## - Marking Information

| Capacity | Product <br> Name <br> Marking | Package Type |
| :---: | :---: | :---: |
|  | A01A | SOP8 |
|  |  | SOP-J8 |
|  |  | SOP8 |
|  |  | SOP-J8 |
| 4 K | A04 | SOPP8 |
|  |  | SOP-J8 |
| 8 K | A08 | SOP8 |
|  |  | SOP-J8 |
| 16 K | A16 | SOP8 |
|  | A32 | SOP-J8 |
| 64 K | A64 | SOP8 |

## - Revision History

| Date | Revision |  | Changes |
| :---: | :---: | :--- | :---: |
| 31.Aug.2012 | 001 | New Release |  |

## Notice

## General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.

## Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment, aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl 2 , $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO} 2$, and NO 2
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl} 2, \mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## Other Precaution

1. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.
2. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
3. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
4. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
5. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

[^0]:    *1 BR24A01A/02/04/08/16-WM, *2 BR24A32/64-WM

[^1]:    *1 In BR24A16-WM, A2 becomes P2.
    *2 In BR24A08-WM, BR24A16-WM, A1 become P1.
    *3 In BR24A04-WM, A0 becomes PS, and in BR24A08-WM and BR24A16-WM, A0 becomes P0.

