

FEATURES

- CDMA/EVDO, WCDMA/HSPA, LTE Compliant
- 3rd Generation HELP[™] technology
- High Efficiency: (R99 waveform)
 - 40 % @ Pout = +29 dBm
 - 22 % @ Pout = +16.75 dBm
- Simpler Calibration with only 2 Bias Modes
- Optimized for SMPS Supply
- Low Quiescent Current: 8 mA
- Low Leakage Current in Shutdown Mode: <5 μA
- Internal Voltage Regulator
- Integrated "daisy chainable" directional couplers with CPLIN and CPLOUT Ports
- Optimized for a 50 Ω System
- Low Profile Miniature Surface Mount Package
- Internal DC blocks on IN/OUT RF ports
- 1.8 V Control Logic
- RoHS Compliant Package, 260 °C MSL-3


APPLICATIONS

- Wireless Handsets and Data Devices for:
 - WCDMA/HSPA/LTE PCS Band 2
 - CDMA/EVDO Bandclass 1 & 14
 - · Band 25 LTE Devices


PRODUCT DESCRIPTION


The AWT6632 PA is designed to provide highly linear output for WCDMA, CDMA and LTE handsets and data devices with high efficiency at both high and low power modes. This HELP3DC[™] PA can be used with an external switch mode power supply (SMPS) to improve its efficiency and reduce current consumption further at medium and low output powers. A "daisy chainable" directional coupler is integrated in the module thus eliminating the need of external couplers. The device is manufactured on an advanced InGaP HBT MMIC technology offering state-of-the-art reliability, temperature stability, and






ruggedness. There are two selectable bias modes that optimize efficiency for different output power levels, and a shutdown mode with low leakage current, which increases handset talk and standby time. The self-contained 3 mm x 3 mm x 1 mm surface mount package incorporates matching networks optimized for output power, efficiency, and linearity in a 50 Ω system.







PIN	NAME	DESCRIPTION
1	VBATT	Battery Voltage
2	RFℕ	RF Input
3	VMODE2 (N/C)	No Connection
4	VMODE1	Mode Control Voltage 1
5	Ven	PA Enable Voltage
6	CPLout	Coupler Output
7	GND	Ground
8	CPLℕ	Coupler Input
9	RFout	RF Output
10	Vcc	Supply Voltage

Table 1: Pin Description

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	MAX	UNIT					
Supply Voltage (Vcc)	0	+5	V					
Battery Voltage (V _{BATT})	0	+6	V					
Control Voltages (VMODE1, VENABLE)	0	+3.5	V					
RF Input Power (Pℕ)	-	+10	dBm					
Storage Temperature (T _{STG})	-40	+150	°C					

Table 2: Absolute Minimum and Maximum Ratings

Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.

PARAMETER	MIN	ТҮР	MAX	UNITS	COMMENTS		
Operating Frequency (f)	1850	-	1915	MHz			
Supply Voltage (Vcc)	+0.5	+3.4	+4.35	V	Ро∪т <u><</u> +29.0 dBm		
Battery Voltage (VBATT)	+3.1	+3.4	+4.35	V	Ро∪т <u><</u> +29.0 dBm		
Enable Voltage (VENABLE)	+1.35 0	+1.8 0	+3.1 +0.5	V	PA "on" PA "shut down"		
Mode Control Voltage (VMODE1)	+1.35 0	+1.8 0	+3.1 +0.5	V	Low Bias Mode High Bias Mode		
RF Output Power (Pout) R99 WCDMA, HPM HSPA (MPR = 0), HPM LTE, HPM R99 WCDMA, LPM HSPA (MPR = 0), LPM LTE, LPM	28.2 ⁽¹⁾ 27.2 ⁽¹⁾ 27.2 ⁽¹⁾ 15.95 ⁽¹⁾ 14.95 ⁽¹⁾ 14.95 ⁽¹⁾	29.0 28.0 28.0 16.75 15.75 15.75	29.0 28.0 28.0 16.75 15.75 15.75	dBm	3GPP TS 34.121-1, Rel 8 Table C.11.1.3, for WCDMA Subtest 1 TS 36.101 Rel 8 for LTE		
CDMA Output Power HPM LPM	27.4 ⁽¹⁾ 14.95 ⁽¹⁾	28.2 15.75	-	dBm	CDMA2000, RC-1		
Case Temperature (Tc)	-30	-	+90	°C			

Table 3: Operating Ranges

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.

Notes:

(1) For operation at Vcc = +3.1 V, Pout is derated by 0.8 dB.

Table 4: Electrical Specifications - WCDMA Operation (R99 waveform)
(Tc = +25 °C, Vcc = Vbatt = +3.4 V, Venable = +1.8 V, 50 Ω system)

PARAMETER	MIN T	түр	МАХ	UNIT	COMMENTS	
PARAMETER	IVIIIN	TTP	IVIAA		Ρουτ	VMODE1
Gain	25 12	27 14	29 16	dB	+29.0 dBm +16.75 dBm	0 V 1.8 V
ACLR1 at 5 MHz offset (1)	-	-42 -40	-39 -37	dBc	+29.0 dBm +16.75 dBm	0 V 1.8 V
ACLR2 at 10 MHz offset	-	-55 -55	-48 -48	dBc	+29.0 dBm +16.75 dBm	0 V 1.8 V
Power-Added Efficiency (1)	36 20	40 23	-	%	+29.0 dBm +16.75 dBm	0 V 1.8 V
Quiescent Current (lcq) Low Bias Mode	-	10	15	mA	V _{MODE1} = +1.8 V	-
Mode Control Current	-	0.2	0.4	mA	through VMODE pir	n, V _{MODE1} = +1.8 V
Enable Current	-	0.3	0.5	mA	through VENABLE	pin
BATT Current	-	2.5	5	mA	through VBATT pin, VMODE1 = +1.8 V	
Leakage Current	-	3	4	μA	V _{BATT} = +4.2 V, V _{CC} = +4.2 V, V _{ENABLE} = 0 V, V _{MODE1} = 0 V	
	-	-134	-	dBm/Hz	Pout < +29.0 dBm, V _{MODE1} = 0V	
Noise in Receive Band ⁽²⁾	-	-140	-	dBm/Hz	Pout < 16.75 dBm, V _{MODE1} = +1.8 V	
Harmonics 2fo 3fo, 4fo	-	-39 -60	-35 -50	dBc	Р _{оит} < +29.0 dBm	
Input Impedance	-	2:1	-	VSWR		
Coupling Factor	-	20	-	dB		
Directivity	-	22	-	dB		
Coupler In - Out Daisy Chain Insertion Loss	-	0.25	-	dB	698 MHz to 2620 MHz Pin 6 to 8 Shutdown Mode	
Spurious Output Level (all spurious outputs)	-	-	-70	dBc	P _{OuT} < +29.0 dBm In-band load VSWR < 5:1 Out-of-band load VSWR < 10:1 Applies over all operating conditions	
Load mismatch stress with no permanent degradation or failure	8:1	-	-	VSWR	Applies over full operating range	
Phase Delta (HPM-LPM)	-	10	-	Deg		

Notes:

ACLR and Efficiency measured at 1880 MHz.
Noise measured at 1930 MHz to 1990 MHz.

Table 5: Electrical Specifications - LTE Operation (RB = 12, START = 0, QPSK)
(Tc = +25 °C, VBATT = Vcc = +3.4 V, VENABLE = +1.8 V, 50 Ω system)

PARAMETER	MIN	ТҮР	МАХ	UNIT	COMMENTS	
PARAIVIETER	IVIIIN	ITP			Роит	V _{MODE1}
Gain	24 12	26.5 14	29 16	dB	+28.0 dBm +15.75 dBm	0 V 1.8 V
ACLR E-UTRA at ± 10 MHz offset	-	-39 -38	-36 -35	dBc	+28.0 dBm +15.75 dBm	0 V 1.8 V
ACLR1 UTRA ⁽¹⁾ at ± 7.5 MHz offset	-	-40 -39	-37 -36	dBc	+28.0 dBm +15.75 dBm	0 V 1.8 V
ACLR2 UTRA at ± 12.5 MHz offset	-	-62 -62	-58 -58	dBc	+28.0 dBm +15.75 dBm	0 V 1.8 V
Power-Added Efficiency (1)	33 17	36 20		%	+28.0 dBm +15.75 dBm	0 V 1.8 V
Spurious Output Level (all spurious outputs)	-	-	<-70	dBc	Pou⊤ ≤ +28.0 dBm In-band load VSWR < 5:1 Out-of-band load VSWR < 10:1 Applies over all operating conditio	
Load mismatch stress with no permanent degradation or failure	8:1	-	-	VSWR	Applies over full operating range	

Notes:

(1) ACLR and Efficiency measured at 1880 MHz.

Table 6: Electrical Specifications - CDMA Operation (CDMA 2000, RC-1)
(Tc = +25 °C, Vcc = Vbatt = +3.4 V, Venable = +1.8 V, 50 Ω system)

PARAMETER	MIN	ТҮР	МАХ	UNIT	COMMENTS	
	IVIIIN	TTP	IVIAA	UNIT	Роит	V _{MODE1}
Gain	24 12	26 14	28 16	dB	+28.2 dBm +15.75 dBm	0 V 1.8 V
Adjacent Channel Power at +1.25 MHz offset ⁽¹⁾ Primary Channel BW = 1.23 MHz Adjacent Channel BW = 30 kHz		-50 -50	-46 -46	dBc	+28.2 dBm +15.75 dBm	0 V 1.8 V
Adjacent Channel Power at + 1.98 MHz offset ⁽¹⁾ Primary Channel = 1.23 MHz Adjacent Channel = 30 kHz	-	-55 -60	-51 -56	dBc	+28.2 dBm +15.75 dBm	0 V 1.8 V
Power-Added Efficiency (1)		37 20	-	%	+28.2 dBm +15.75 dBm	0 V 1.8 V
Spurious Output Level (all spurious outputs)	-	-	<-70	D dBc Pout < +28.2 dBm In-band load VSWR < 5:1 Out-of-band load VSWR < 10:1 Applies over all operating ranges		WR < 10:1
Load mismatch stress with no permanent degradation or failure	8:1	-	-	VSWR	Applies over full operating range	

Notes:

(1) ACPR and Efficiency measured at 1880 MHz.

APPLICATION INFORMATION

To ensure proper performance, refer to all related Application Notes on the ANADIGICS web site: http://www.anadigics.com

Shutdown Mode


The power amplifier may be placed in a shutdown mode by applying logic low levels (see Operating Ranges table) to the VENABLE and VMODE1 voltages.

Bias Modes

The power amplifier may be placed in either a Low Bias mode or a High Bias mode by applying the appropriate

logic level (see Operating Ranges table) to V_{MODE1} . The Bias Control table lists the recommended modes of operation for various applications. V_{MODE2} is not necessary for this PA.

Two operating modes are available to optimize current consumption. High Bias/High Power operating mode is for P_{OUT} levels \geq 15.75 dBm. At around 16.75 dBm output power, the PA should be "Mode Switched" to Low power mode for lowest quiescent current consumption.



Notes:

(1) Level might be changed after RF is ON.

(2) RF OFF defined as $P_{IN} \leq -30 \text{ dBm}$.

(3) Switching simultaneously between VMODE and VEN is not recommended.

Application	Pout LEVELS	BIAS MODE	VENABLE	VMODE1	Vcc	VBATT
High power (High Bias Mode)	>+15.75 dBm	High	+1.8 V	0 V	1.5 - 4.35 V	> 3.1 V
Med/low power (Low Bias Mode)	≤ +16.75 dBm	Low	+1.8 V	+1.8 V	0.5 - 4.35 V	> 3.1 V
Shutdown	-	Shutdown	0 V	0 V	0.5 - 4.35 V	> 3.1 V




Figure 4: Evaluation Circuit Schematic




Figure 5: Evaluation Board Layout

HELP3DC[™]

The AWT6632 power amplifier module is based on ANADIGICS proprietary HELP3DC[™] technology. The PA is designed to operate up to 17 dBm in the low power mode, thus eliminating the need for three gain states, while still maintaining low quiescent current and high efficiency in low and medium power levels. Average weighted efficiency can be increased by using an external switch mode power supply (SMPS) or DC/DC converter to reduce Vcc.

The directional "daisy chainable" coupler is integrated within the PA module, therefore there is no need for external couplers.

The AWT6632 has an integrated voltage regulator,

which eliminates the need for an external constant voltage source. The PA is turn on/off is controlled by V_{EN} pin. A single V_{MODE} control logic (V_{MODE1}) is needed to operate this device. AWT6632 requires only two calibration sweeps for system calibration, thus saving calibration time.

Figure 5 shows one application example on mobile board. C1 and C2 are RF bypass caps and should be placed nearby pin 1 and pin 10. Bypass caps C4 and C5 may not be needed. Also a "T" matching topology is recommended at PA RFIN and RFOUT ports to provide matching between input TX Filter and Duplexer / Isolator.






Figure 6: Typical Application Circuit


PERFORMANCE DATA:








PACKAGE OUTLINE










PCB AND STENCIL DESIGN GUIDELINE




3.29


PCB SOLDER MASK

TOP (X-RAY) VIEW

NOTES:

- (1) OUTLINE DRAWING REFERENCE: P8002478_E
- (2) UNLESS SPECIFIED DIMENSIONS ARE SYMMETRICAL ABOUT CENTER LINES SHOWN.
- (3) DIMENSIONS IN MILLIMETERS.
- (4) VIAS SHOWN IN PCB METAL VIEW ARE FOR REFERENCE ONLY. NUMBER & SIZE OF THERMAL VIAS REQUIRED DEPENDENT ON HEAT DISSIPATION REQUIREMENT AND THE PCB PROCESS CAPABILITY.
- (5) RECOMMENDED STENCIL THICKNESS: APPROX. 0.150mm (6 Mils)






PACKAGE

OUTLINE

COMPONENT PACKAGING




NOTES:

DIMENSIONS ARE IN MILLIMETERS [INCHES]

DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

1. MATERIAL: 3000 (CARBON FILLED POLYCARBONATE) 100% RECYCLABLE.

Figure 16: Carrier Tape



ORDERING INFORMATION

ORDER NUMBER	TEMPERATURE RANGE	PACKAGE DESCRIPTION	COMPONENT PACKAGING
AWT6632Q7	-30 °C to +90 °C	RoHS Compliant 10 Pin 3 mm x 3 mm x 1 mm Surface Mount Module	Tape and Reel, 2500 pieces per Reel
AWT6632P9	-30 °C to +90 °C	RoHS Compliant 10 Pin 3 mm x 3 mm x 1 mm Surface Mount Module	Partial Tape and Reel

ANADIGICS

ANADIGICS, Inc.

141 Mount Bethel Road Warren, New Jersey 07059, U.S.A. Tel: +1 (908) 668-5000 Fax: +1 (908) 668-5132

URL: http://www.anadigics.com

IMPORTANT NOTICE

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

WARNING

ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.