
## WD1993 Arinc 429 Receiver/Transmitter and Multi-Character Receiver/Transmitter

### **FEATURES**

- PRESENT UPON MASTER RESET FOR ARINC 429 PROTOCOL
- RETURN TO ZERO (RZ) OUTPUT
- **AUTO SPACE GENERATION**
- DOUBLE BUFFERED RECEIVER AND TRANSMITTER
- UNDERRUN ERROR DETECTION FOR TRANS-MISSION
- · OVERRUN, FRAMING AND PARITY ERROR DETEC-TION ON RECEIVER
- WORD ERROR FLAG FOR COMPREHENSIVE **ERROR REPORTING**
- FIRST CHARACTER OF WORD FLAG FOR SINGLE INTERRUPT APPLICATIONS
- DIAGNOSTIC LOCAL LOOP-BACK TEST MODE
- DC TO 200 KILOBITS PER SECOND OPERATION
- TTL COMPATIBLE INPUTS AND OUTPUTS
- SINGLE +5 VOLT SUPPLY
- TEMPERATURE RANGES 0°C to 70°C, 1993-03, -40°C to +85°C - 1993-02, -55°C to +125°C -1993-01



PIN DESIGNATION

### DESCRIPTION

The Western Digital WD1993 Avionic Receiver/Transmitter is designed to handle digital data transmission, according to the Avionic Arinc 429 protocol.

Parallel data is converted into a serial data stream during transmission and serial to parallel during reception. The WD1993 is packaged in a 28 pin plastic or ceramic package and is available in three temperature ranges: Commercial, Industrial and Military.

The WD1993 is a bus-orientated MOS/LSI device designed to provide the Avionics Arinc 429 Data Communication Protocol

Also, the WD1993 contains a local loop-back test mode of operation, which is controlled by the Loop Test Enable (LTE) bit in the command register. In this diagnostic mode, the transmitter output is "looped-back" into the receiver input. The REN and TEN control bits must also be active ("1") and the CTS input must be low. The status and output flags operate normally.

### **PIN DESCRIPTION**

PIN NO.	SIGNAL MNEMONIC	SIGNAL NAME	FUNCTION			
1	vss	GROUND	Ground			
2	WEF*	WORD ERROR FLAG	This pin is an output, which when active indicates an e in either the transmitter or receiver has been detected reflects an underrun, overrun, parity or framing (receiverd) error and is intended as an error interrupt. Status Register should be read to determine the specierror.			
3	CTS	CLEAR-TO-SEND	This input is activated (V <sub>IL</sub> ) to enable the transmitter logic.			
4	TXC	TRANSMIT CLOCK	This input is the source clock for transmission. The darate is a function of this clock frequency.  ARINC MODE = 4 × bit rate			
5	EGND	EXTERNAL GROUND	Requires external ground for proper operation.			
6	MR	MASTER RESET	When active (VIH), presets the WD1993 mode ar command registers to the ARINC protocol. Master Resalso resets the data registers and places the WD198 transmitter and receiver into idle states. After MR, the command register is set to 00100101 and the modern register is set to 00111100.			
7	TXE	TRANSMITTER EMPTY	This output goes high to indicate the end of a transmoperation. TXE is automatically reset after the Transm Holding Register is loaded.			
8	RXRDY	RECEIVER READY	This output, when high, alerts the CPU that the Receive Holding Register contains a data character that is read to be input. This output is automatically reset whenever character is read from the WD1993. RXRDY is enable unless inhibited by setting command bit CR3 (RXRDYIN to a logic "1." It is automatically enabled again after receive sequence is completed.			
9	TXRDY	TRANSMITTER READY	This output, when high, alerts the CPU that the Transmit Holding Register is ready to accept a data character. The TXRDY output is automatically reset whenever a character is written into the WD1993 and can be used as an interrupt to the system.			
10	TXD0	TRANSMIT DATA ZERO	This output drives the V/Z circuit when a logic zero is to be transmitted and is active for one-half bit time.			
11	TXD1	TRANSMIT DATA	This output drives the V/Z circuit when a logic one is to be transmitted and is active for one-half bit time.			

<sup>\*</sup>The following operation must be performed to clear the error in the Status Register and de-assert the Word Error Flag

1. Perform a Master Reset (MR) or;

<sup>2.</sup> Transfer a new character to the Receiver Holding Register after a reload of the Receiver Register.

### PIN DESCRIPTION (CONTINUED)

PIN NO.	SIGNAL MNEMONIC	SIGNAL NAME	FUNCTION		
12	RXC	RECEIVE CLOCK	This input is the source clock for reception. The data rate characteristics are the same as the transmit clock.		
13	FCR	FIRST CHARACTER READY	This output goes high after the receiver has completed reception of the first character in a multi-character sequence.		
14	RXD0	RECEIVE DATA ZERO	RXD0 is driven by the line V/Z receiver circuit. When the V/Z circuit detects a logic zero, a TTL logic one (active for one-half bit time) is provided to the WD1993.		
15	vcc	POWER SUPPLY	+ 5V DC		
16	RXD1	RECEIVE DATA ONE	The RXD1 input is driven by the V/Z line receiver. Eatime the V/Z circuit detects a logic one, a TTL level lo one (active for one-half bit time) is provided to this input		
17 18 19 20 21 22 23 24	D0 D1 D2 D3 D4 D5 D6 D7	DATA BUS	This is the bi-directional data bus. It is the means of communication between the WD1993 and the CPU. Control, Mode, Data and Status Registers are accessed via this bus.		
25	WE	WRITE ENABLE	When active (V <sub>IL</sub> ), allows the CPU to write into the selected register.		
26	CS	CHIP SELECT	When active (V <sub>IL</sub> ), the device is selected. This enables communication between the WD1993 and a microprocessor.		
27	C/D	CONTROL/DATA	This input is used in conjunction with an active read or write operation to determine register access via the DATA BUS.		
28	RE	READ ENABLE	When active (V <sub>IL</sub> ), allows the CPU to read data or status information from the WD1993.		

### **ARCHITECTURE**

A block diagram of the WD1993 is shown in Figure 1.

As mentioned, the WD1993 is an eight bit bus-oriented device. Communication between the WD1993 and the controlling CPU occurs via the 8 bit data bus through the bus transceivers. There are 2 accessible data registers, which buffer transmit and receive data. They are the Transmit Holding Register and the Receive Holding Register. There is a parallel-to-serial shift register (parallel in-serial out), the transmit register and a serial-to-parallel shift register (serial in-parallel out), the receive register.

Operational control and monitoring of the WD1993 is performed by two control registers (the command instruction register and the mode instruction register) and the status register. A read/write control circuit allows programming/monitoring or loading/reading of data in the control, status or holding registers by activating the appropriate control lines: Chip Select (CS), Read Enable (RE), Write Enable (WE), and Control or Data Select (C/D).

Internal control of the WD1993 is by means of two internal microcontrollers; one for transmit and one for receive. The control registers, null detect logic and various counters, provide inputs to the microcontrollers which generate the necessary control signals to send and receive serial data according to the Arinc 429-1 protocol, along with the programmable multicharacter capabilities.




FIGURE 1. WD1993 BLOCK DIAGRAM

### **OPERATION**

Upon master reset (MR), the device is programmed to transmit and receive four 8-bit contiguous characters with the 32nd bit inside odd parity. (ARINC protocol.)

A minimum four bit time space is automatically inserted after the character transmission. Two receiver inputs, RXD1/RXD0 and two transmitter outputs, TXD1/TXD0, are provided to interface with voltage—impedance (V/Z) circuits to translate ± 10 volt ARINC line levels to 5 volt TTL logic levels. The transmit clock (TXC) and receive clock (RXC), in ARINC mode, are four times (4X) the bit rate desired.

The receiver monitors the received data input to detect a four bit time null, which delimits the word. If the communications link is broken during a word reception, the receiver will generate a word error flag to (WEF) to notify the CPU to request retransmission. When a null is detected, the receiver logic is reset and returned to an idle state awaiting the next word.

The Command Register is used to select features such as parity options, loop test capability, RXRDY flag enabling, transmitter and receiver enabling, and may also cause the WD1993 to return to the Mode instruction.

The Status Register contains information such as Transmitter Ready, Transmitter Empty, Receiver Ready, error conditions, and First Character Ready.

### **OPERATING DESCRIPTION**

The WD1993 is primarily designed to operate in an 8 bit micro-processor environment. The DATA BUS and the Interface Control Signals ( $\overline{CS}$ ,  $\overline{RE}$ ,  $\overline{WE}$  and  $C/\overline{D}$ ) should be connected to the microprocessor's data bus and system control bus.

The appropriate TXC and RXC clock frequencies should be selected for the particular application, using a programmable baud rate generator such as a WD1943. A master reset pulse initializes the WD1993 and presets the control registers to the ARINC protocol.

The RXD1/RXD0 inputs are interfaced to the DITS data line via external level translators that provide TTL (5V) logic levels to the WD1993. The TXD1/TXD0 outputs are connected to high voltage (± 10V) driver circuits. Figures 16 and 17 show some typical ± 10V translator and driver circuits.

The TXRDY, RXRDY, FCR and WEF Flags may be connected to the microprocessor system as interrupt inputs. The status register can be periodically read in a polled environment to support WD1993 operations.

The CTS input can be used to synchronize the transmitter to external events.

The WD1993 is designed such that a control register write operation accesses the command instruction register.

The RXRDYIN bit of the command register is used to inhibit the RXRDY output pin for ARINC operations.

Several "flags" are provided for interrupt purposes so that continuity is maintained and data integrity is preserved. These flags are First Character Ready (FCR), Receiver Ready (RXRDY), Transmitter Ready (TXRDY) and Transmitter Empty (TXE).

The Transmitter operates as follows:

- a) With the mode and command registers programmed as desired, the transmitter is enabled, TEN (CR0) = "1".
- b) The TXE and TXRDY flags are "1" (active).
- c) The external CTS signal = "0".
- d) The CPU loads data into the Transmitter Holding Register, TXE and TXRDY go Low.
- e) When the Transmitter Holding Register has transferred its contents to the Transmitter Register for the character to be transmitted, it will activate the TXRDY (pin 9) output, to alert the CPU that the next 8-bit character can be accepted. When this new character is loaded into the Transmitter Holding Register (while the Transmitter Register is still transmitting its contents, thereby preventing the Transmitter Holding Register to transfer its character contiguously), TXRDY is not deactivated (reset low to a logic zero) when WRITE ENABLE (WE) is deactivated (set high to a logic one), as shown by the dotted line in Figure 2. An underrun error will be generated if the next character is not loaded before the previous word is completely shifted out, unless the current character is the last character in a sequence.

However, the WD1993 will delay the deactivation of TXRDY until the end of the fourth clock or the end of a data bit being transmitted (see Figure 2).

f) If the last character is transmitted and no more newdata is to be sent, the transmitter will indicate its status by raising the TXE flag. (No error is generated as a result of this condition.) The Receiver operates similarly:

- a) With the control registers suitably programmed, the receiver is enabled, REN (CR2) = "1".
- b) The RXRDY and FCR flags are "0". (Inactive).
- c) The incoming data word activates the receive logic and the data begins to be assembled in the Receiver Register.
- d) When the first character is completely assembled in the Receiver Register, the data is loaded into the Receive Holding Register and the FCR (First Character Ready) and RXRDY (Receiver Ready) flags become active. The CPU should read the data in the Receiver Holding Register to reset the FCR and first RXRDY. If the Arinc 429 character is accepted, three more RXRDY's will be generated for the three remaining bytes of this character, i.e., every time a byte is transferred from the Receiver Register to the Receiver Holding Register (see Figure 3, Data Accepted). The CPU should read the data prior to the reception of the next character (next RXRDY) or an overrun error will be generated as the receiver will overwrite the old data with the new data character just received.

The first character in the Arinc protocol contains a label. The FCR and RXRDY Flags become active to indicate the reception of the first character of data. The CPU reads the first character and decides whether or not it wants to acquire the subsequent characters. If not, then the CPU performs a "control write" to the Command Register, setting the RXRDYIN (CR3) bit to a "1." This bit in Arinc mode should inhibit the RXRDY flag from interrupting the CPU during the reception of the 3 remaining characters. The RXRDYIN bit is then automatically reset upon completion of the receive sequence and RXRDY is enabled again (see Figure 3, Conforming Data Rejection).




FIGURE 2

The WD1993 however generates a RXRDY after the null character (see Note), thereby conceivably misleading the CPU that a first 8 bit character (label) of the following 32 bit ARINC 429 character, has been assembled in the Receiver Register and transferred to the Receiver Holding Register, ready to be read (see Figure 3, "WD1993 Data Rejection").

A solution to overcome this misreading, is to gate (AND) the FCR and RXRDY outputs to interpret this combination as a valid RXRDY for the Label.

NOTE: A NULL character is the four bit (all zero's) character which is used in the ARINC 429 protocol to synchronize, differentiate and signify the start of the 32 bit ARINC 429 characters.

### LOOP TEST MODE

As mentioned, the WD1993 is equipped with a diagnostic test mode, local loop-back. This mode is activated by setting the LTE command bit to a "1". The TEN and REN bits should be "1" and  $\overline{\text{CTS}}$  should be "V<sub>IL</sub>". The receiver inputs are ignored and the transmitter outputs are sending nulls. The transmitter is internally "looped-back" to the receiver and the error and status flags operate normally.

For basic testing, failing to reload the Transmit Holding Register in the middle of a data send sequence will cause an underrun error in the transmitter and a word error in the receiver. Failure to read the Receive Holding Register after a FCR or RXRDY flag will cause an overrun error to be generated.

For Loop-Back test operations, the user should be sure that the TXC and RXC clock frequencies are the same. This is normally implemented by placing the same clock signal on both pins (TXC and RXC).

### ARINC BACKGROUND

Aeronautical Radio Inc. (ARINC) publishes the ARINC 429 specification. This document defines the air transport industries standards for the transfer of digital data between avionics systems elements. This specification was adopted by The Airlines Electronic Engineering Committee April 11, 1978. By the adoption of this specification the foundation is set for a standard protocol governing all intersystems equipment (Line Replaceable Units).

# MARK 33 DIGITAL INFORMATION TRANSFER SYSTEM (DITS)

### Basic Philosophy

Transmit from a designated output port over a single twisted and shielded pair of wires to designated receiver.




FIGURE 3

Bidirectional data flow not permitted on a given pair.

Data Transfer Numeric

Iso Alphabet #5

Graphic

### Data Format

32 bits or less (unused bit positions should be filled with binary zeros or valid data pad bits).

Bit #32 is assigned to parity.

### Modulation

0

Return to Zero (RZ)

Transmit Voltage Levels

 $\begin{array}{cccccc} high & +\ 10 & \pm 0.5V \\ null & 0 & \pm 0.5V \\ low & -\ 10 & \pm 0.5V \end{array}$ 

Receiver Voltage Levels:

(in absence (noisy of noise) environment)

high +6.0V to +10V +5.0V to +13V low -6.0V to +10V -5.0V to -13V

No damage to receiver up to 20 vac rms between A & B; +28, A to Gnd; -28, B to Gnd.

### Data Rate

100 kilo bit per second ± 1%

Low speed 12 to 14.5 kilo bit per second  $\pm$  1%

Word Synchronization

All zero gap of a minimum of 4 bit times

### REGISTER DEFINITIONS

The format and definition of the Command Register is shown below:

Normal transmitter operation

enable RXRDY output flag

į	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CRO
	NA	IR	NA NA	LTE	RXRDYIN	REN	NA NA	TEN

	NA	IR	NA	LTE	RXRDYIN	REN	NA	TEN	
TEN	-	Γransmit ENa	ıble		<u>L1</u>	E	Loop Te	st ENable	
1	ŧ	Enabled				l	Local loc	p-back mode	
0	(	Disabled			(	)	Normal (	Operation	
NA	!	Not Used			_ <u>N</u>	<u>A</u>	Not Use	d	
REN	Ę	Receive ENa	ble			R	Internal	Reset	
1	E	Enabled				l	Returns	WD1993 to mode instruc	ction
0	(	Disabled					format		
					(	)	Stays in	Command Register	
RXRDYIN		RXRDY Inhib	it					_	
1	ī	nhibit BXBD	Y output flag		N	IA_	Not Use	d	

The WD1993 registers are addressed according to the following table:

<del>c</del> s	C/D	RE	WE	Registers Selected
L	L	L	Н	Read Receive Holding Register
L	L	H	L	Write Transmit Holding Register
L	н	L	н	Read Status Register
Ĺ	н	н	L	Write Command Register
н	X	X	X	Data Bus Tri-Stated

L = V<sub>IL</sub> at pins H = V<sub>IH</sub> at pins X = don't care

The format of the Status Register is shown below:

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	
UE	FCR	WEF	OE	PE	TXE	RXRDY	TXRDY	
1 0		Activ	smitter Read re (THR can l tive (transmitt	oe reloaded)				
RXRDY 1 0			eiver Ready ve (RHR shoutive	ıld be read)				
1 0		Tran	smitter Empt smitter idle smitter active	<del></del>				
PE 1 0		Pari	ty Error ty Error repor error	ted				
<u>OE</u> 1 0		RHI	errun Error R has been w vious characte error		ith a new cha	racter before	,	
1 0		Indi	ming Error cates improp error	er receive se	quence detec	cted.		
FCR 1		This in a	t Character F s bit indicated a multi-chara st character n	s the receive cter sequen	er has just co ce and that th	mpleted assone data is co	embly of the ntained in the	1st character RHR.
0 <u>UE</u> 1 0		<u>Und</u> Indi cor	derrun Error	e THR has no	ot been loade n sequence.	d with a new	character in t	ime for a

### **ABSOLUTE MAXIMUM RATINGS**

Note: Absolute maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

### DC ELECTRICAL CHARACTERISTICS

 $T_A = 0$ °C to +70°C;  $V_{CC} = 5.0V \pm 5$ %; GND = 0V

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.3		0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0		v <sub>cc</sub>	v	
V <sub>OL</sub>	Output Low Voltage		į	0.45	V	I <sub>OL</sub> = 1.6mA
Voн	Output High Voltage	2.4			V	I <sub>OH</sub> = -100μA
IDL	Data Bus Leakage	1		50	uA	Data Bus is in High Impedence
			<u> </u>	10	uA	State
l <sub>IL</sub>	Input Leakage			10	uA	V <sub>IN</sub> = V <sub>CC</sub> V <sub>CC</sub> = 5.25V
lcc	Power Supply Current		45	80	mA	V <sub>CC</sub> = 5.25V No Load

### CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = \emptyset V$ 

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
C <sub>IN</sub>	Input Capacitance			10	ρF	f <sub>C</sub> = 1MHz
c <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to GND




FIGURE 4. OUTPUT DELAY VS CAPACITANCE

### A.C. TIMING PARAMETERS

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITIONS
BUS PAR Read Cyc	AMETERS le (Reference Figure 6)			<b></b>	
tAR tRA tRE tRD	Address Stable before RE, (CS, C/D)  Address Hold Time for RE, (CS, C/D)  RE Pulse Width  Data Delay from RE  RE to Data Floating	50 5 350	200 200	ns ns ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF

WRITE CYCLE	(Reference Figure 7)			
tAW tWA tWE tDS tWDH	Address Stable before WE Address Hold Time for WE WE Pulse Width Data Set-Up Time for WE Data Hold Time for WE	20 20 350 200 40	ns ns ns ns	

tame	TVD Delevition Follog Edge of TVC		500	ns	C <sub>1</sub> = 100 pF
t <sub>DTX</sub>	TXD Delay from Falling Edge of TXC  Rx Data Set-up Time to Sampling Pulse	200		ns	C <sub>L</sub> = 100 pF
tHRX	Rx Data Hold Time to Sampling Pulse	100		ns	$C_L = 100 pF$
t <sub>TX</sub>	Transmitter Input Clock Frequency	DC	800	KHz	
t <sub>RX</sub>	Receiver Input Clock Frequency	DC	800	KHz	
tDTY	TXRDY Delay from WE	200ns	2 Clock Periods		
<sup>t</sup> DRY	RXRDY Delay from Center of Last Data Bit (FCR Delay from Center of Data Bit)		1/2 Clock Period		
†DTE	TXE Delay from TXRDY	1	1/2 Clock Period		




FIGURE 5. TEST POINTS FOR A.C. TIMING




FIGURE 6. READ CYCLE TIMING

Note: AC timings measured at  $V_{OH} = 2.0V$ ,  $V_{OL} = 0.8V$  and with test load circuit.




FIGURE 7. WRITE CYCLE TIMING




FIGURE 8. RECEIVER CLOCK AND DATA TIMINGS




FIGURE 9. TRANSMITTER CLOCK AND DATA TIMINGS




FIGURE 10. RXRDY AND FCR TIMING




FIGURE 11. RXRDY AND TXE TIMINGS (4 Character Sequence)




FIGURE 12. TRANSMITTER TIMINGS (ARINC MODE)




FIGURE 12. ARINC 429

The V/Z Receiver converts  $\pm$  10 volt levels to TTL logic levels. It is composed of logic one and zero comparators. A logic one (RXD1) TTL output is derived when voltage rising to 1 (VR1) threshold is crossed and terminated at voltage falling to 1 (VF1). A logic zero (RXD0) TTL output is generated between voltage falling to zero (VFO) and voltage rising from zero (VRO). When input thresholds are not exceeded, neither output is active. The V/Z output can drive one TTL input.

The return to zero (RZ) format is shown below




FIGURE 13. ARINC RECEIVER CIRCUIT

The V/Z Driver convert TTL logic levels into  $\pm$  10 volt levels. The TXD1 and TXD0 outputs of the WD1993 are used to drive the line drivers. Each output can drive one TTL load. When the outputs are not active, the line Driver should return to zero.




FIGURE 14. ARINC DRIVER CIRCUIT




FIGURE 15. ARINC 429 LINE LEVEL TRANSLATOR (RECEIVER)




FIGURE 16. ARINC 429-1 LINE DRIVER