

SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635 SN74ALS632B, SN74ALS633, SN74ALS634B, SN74ALS635 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

D2661, DECEMBER 1982 - REVISED JULY 1987

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Built-In Diagnostic Capability
- Fast Write and Read Cycle Processing Times
- Byte-Write Capability . . . 'ALS632B and 'ALS633
- Dependable Texas Instruments Quality and Reliability

DEVICE	PACKAGE	BYTE-WRITE	OUTPUT
'ALS632B	52-pin	yes	3-State
'ALS633	52-pin	yes	Open-Collector
'ALS634B	48-pin	no	3-State
'ALS635	48-pin	no	Open-Collector

description


The 'ALS632B, 'ALS633, 'ALS634B and 'ALS635 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin ('ALS632B and 'ALS633) or 48-pin ('ALS634B and 'ALS635) 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.


Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.

'ALS632B, 'ALS633 . . . JD PACKAGE
(TOP VIEW)



'ALS632B, 'ALS633 . . . FN PACKAGE
(TOP VIEW)



NC - No internal connection

VLSI Memory Management Products


7

SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635 **SN74ALS632B, SN74ALS633, SN54ALS634B, SN54ALS635** **32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**


Read-modify-write (byte-control) operations can be performed with the 'ALS632B and 'ALS633 EDACs by using output latch enable, $\overline{\text{LEDBO}}$, and the individual $\overline{\text{OEB0}}$ thru $\overline{\text{OEB3}}$ byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

'ALS634B, 'ALS635 . . . JD PACKAGE
(TOP VIEW)



'ALS634B, 'ALS635 . . . FN PACKAGE
(TOP VIEW)



NC — No internal connection

TABLE 1. WRITE CONTROL FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB CONTROL $\overline{\text{OEBn}}$ OR $\overline{\text{OEDB}}$	DB OUTPUT LATCH ('ALS632B, 'ALS633) $\overline{\text{LEDBO}}$	CHECK I/O	CB CONTROL $\overline{\text{OECB}}$	ERROR FLAGS ERR MERR	
Write	Generate check word	L L	Input	H	X	Output check bits†	L	H	H

†See Table 2 for details on check bit generation.

memory write cycle details

During a memory write cycle, the check bits (CB0 thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table 2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction. CB0, CB1 and CB2 are odd parity bits and CB3, CB4, CB5, and CB6 are even parity bits. For example, for a data word of all zeros CB0-CB2 will be high and CB3-CB6 will be low.

**SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635
SN74ALS632B, SN74ALS633, SN54ALS634B, SN54ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 2. PARITY ALGORITHM

CHECK WORD		32-BIT DATA WORD																															
BIT		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0		X		X	X		X					X		X	X	X			X			X		X	X	X	X		X				X
CB1					X			X			X		X		X	X	X			X		X		X	X	X	X		X	X	X	X	X
CB2		X		X			X	X		X			X	X			X	X			X	X	X		X	X		X	X	X		X	X
CB3				X	X	X				X	X	X				X	X			X	X	X			X	X	X					X	X
CB4		X	X							X	X	X	X	X	X			X	X							X	X	X	X	X	X		X
CB5		X	X	X	X	X	X	X	X									X	X	X	X	X	X	X	X								
CB6		X	X	X	X	X	X	X	X																	X	X	X	X	X	X	X	X

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

error detection and correction details

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table 3 represents the normal, no-error conditions. The EDAC presents highs on both flags. The next two cases of single-bit errors give a high on $\overline{\text{MERR}}$ and a low on $\overline{\text{ERR}}$, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both $\overline{\text{ERR}}$ and $\overline{\text{MERR}}$, which is the interrupt indication for the CPU.

TABLE 3. ERROR FUNCTION

TOTAL NUMBER OF ERRORS		ERROR FLAGS		DATA CORRECTION
32-BIT DATA WORD	7-BIT CHECK WORD	$\overline{\text{ERR}}$	$\overline{\text{MERR}}$	
0	0	H	H	Not applicable
1	0	L	H	Correction
0	1	L	H	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be high.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set low. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag ($\overline{\text{ERR}}$) will be set low while the dual error flag ($\overline{\text{MERR}}$) will remain high.

Any two-bit error will change the state of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set low when any two-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.

SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635
SN74ALS632B, SN74ALS633, SN54ALS634B, SN54ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

TABLE 4. READ, FLAG, AND CORRECT FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB CONTROL $\overline{\text{OEB}}_n$ OR $\overline{\text{OEDB}}$	DB OUTPUT LATCH ($\overline{\text{ALS632B}}$, $\overline{\text{ALS633}}$) $\overline{\text{LEDBO}}$	CHECK I/O	CB CONTROL $\overline{\text{OECB}}$	ERROR FLAGS ERR MERR
Read	Read & flag	H L	Input	H	X	Input	H	Enabled†
Read	Latch input data & check bits	H H	Latched input data	H	L	Latched input check word	H	Enabled†
Read	Output corrected data & syndrome bits	H H	Output corrected data word	L	X	Output syndrome bits‡	L	Enabled†

†See Table 3 for error description.

‡See Table 5 for error location.

As the corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CB0 thru CB6) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table 5 for syndrome decoding.

**SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635
SN74ALS632B, SN74ALS633, SN54ALS634B, SN54ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 5. SYNDROME DECODING

SYNDROME BITS							ERROR
6	5	4	3	2	1	0	
L	L	L	L	L	L	L	unc
L	L	L	L	L	L	H	2-bit
L	L	L	L	L	H	L	2-bit
L	L	L	L	L	H	H	unc
L	L	L	L	H	L	L	2-bit
L	L	L	L	H	L	H	unc
L	L	L	L	H	H	L	2-bit
L	L	L	L	H	H	H	unc
L	L	L	H	L	L	L	2-bit
L	L	L	H	L	L	H	unc
L	L	L	H	L	H	L	DB31
L	L	L	H	L	H	H	2-bit
L	L	L	H	H	L	L	unc
L	L	L	H	H	L	H	2-bit
L	L	L	H	H	H	L	DB30
L	L	L	H	H	H	H	2-bit
L	L	H	L	L	L	L	2-bit
L	L	H	L	L	L	H	unc
L	L	H	L	L	H	L	DB29
L	L	H	L	L	H	H	2-bit
L	L	H	L	H	L	L	DB28
L	L	H	L	H	L	H	2-bit
L	L	H	L	H	H	L	2-bit
L	L	H	L	H	H	H	DB27
L	L	H	H	L	L	L	DB26
L	L	H	H	L	L	H	2-bit
L	L	H	H	L	H	L	2-bit
L	L	H	H	L	H	H	DB25
L	L	H	H	H	L	L	2-bit
L	L	H	H	H	L	H	DB24
L	L	H	H	H	H	L	unc
L	L	H	H	H	H	H	2-bit
L	H	L	L	L	L	L	2-bit
L	H	L	L	L	L	H	unc
L	H	L	L	L	H	L	DB7
L	H	L	L	L	H	H	2-bit
L	H	L	L	H	L	L	DB6
L	H	L	L	H	L	H	2-bit
L	H	L	L	H	H	L	DB5
L	H	L	L	H	H	H	unc
L	H	L	H	L	L	L	DB4
L	H	L	H	L	L	H	2-bit
L	H	L	H	L	H	L	2-bit
L	H	L	H	L	H	H	DB3
L	H	L	H	H	L	L	2-bit
L	H	L	H	H	L	H	DB2
L	H	L	H	H	H	L	unc
L	H	L	H	H	H	H	2-bit
L	H	L	H	H	H	H	DB1
L	H	L	H	H	H	H	unc
L	H	L	H	H	H	H	2-bit
L	H	H	L	L	L	L	2-bit
L	H	H	L	L	L	H	unc
L	H	H	L	L	H	L	DB14
L	H	H	L	L	H	H	2-bit
L	H	H	L	H	L	L	unc
L	H	H	L	H	L	H	2-bit
L	H	H	L	H	L	H	DB13
L	H	H	L	H	H	L	2-bit
L	H	H	L	H	H	H	DB12
L	H	H	L	H	H	H	DB11
L	H	H	L	H	H	H	2-bit
L	H	H	H	L	L	L	2-bit
L	H	H	H	L	L	H	DB10
L	H	H	H	L	H	L	DB9
L	H	H	H	L	H	H	2-bit
L	H	H	H	L	H	H	DB8
L	H	H	H	L	H	H	2-bit
L	H	H	H	L	H	H	2-bit
L	H	H	H	L	H	H	DB5
H	L	L	L	L	L	L	2-bit
H	L	L	L	L	L	H	unc
H	L	L	L	L	H	L	unc
H	L	L	L	L	H	H	2-bit
H	L	L	L	H	L	L	unc
H	L	L	L	H	L	H	2-bit
H	L	L	L	H	H	L	unc
H	L	L	L	H	H	H	2-bit
H	L	L	H	L	L	L	unc
H	L	L	H	L	L	H	2-bit
H	L	L	H	L	H	L	2-bit
H	L	L	H	L	H	H	DB15
H	L	L	H	H	L	L	2-bit
H	L	L	H	H	L	H	unc
H	L	L	H	H	L	H	DB14
H	L	L	H	H	H	L	2-bit
H	L	L	H	H	H	H	2-bit
H	L	H	L	L	L	L	unc
H	L	H	L	L	L	H	2-bit
H	L	H	L	L	H	L	2-bit
H	L	H	L	L	H	H	DB13
H	L	H	L	H	L	L	2-bit
H	L	H	L	H	L	H	DB12
H	L	H	L	H	L	H	DB11
H	L	H	L	H	L	H	2-bit
H	L	H	L	H	H	L	2-bit
H	L	H	L	H	H	H	DB10
H	L	H	L	H	H	H	DB9
H	L	H	L	H	H	H	2-bit
H	L	H	H	L	L	L	unc
H	L	H	H	L	L	H	2-bit
H	L	H	H	L	L	H	2-bit
H	L	H	H	L	L	H	DB8
H	L	H	H	L	L	H	2-bit
H	L	H	H	L	L	H	2-bit
H	L	H	H	L	L	H	DB5
H	L	H	H	L	H	L	unc
H	L	H	H	L	H	H	2-bit
H	L	H	H	L	H	H	2-bit
H	L	H	H	L	H	H	DB2
H	L	H	H	L	H	H	2-bit
H	L	H	H	L	H	H	2-bit
H	L	H	H	L	H	H	DB1
H	L	H	H	L	H	H	CB0
H	L	H	H	L	H	H	none

CB X= error in check bit X

DB Y= error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

read-modify-write (byte control) operations

The 'ALS632B and 'ALS633 devices are capable of byte-write operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, SO = L) to the latch input mode (S1 = H, SO = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking LEDBO from a low to a high.

Byte control can now be employed on the data word through the OEB0 through OEB3 controls. OEB0 controls DB0-DB7 (byte 0), OEB1 controls DB8-DB15 (byte 1), OEB2 controls DB16-DB23 (byte 2), and OEB3 controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and SO low. Table 6 lists the read-modify-write functions.

**SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635
SN74ALS632B, SN74ALS633, SN54ALS634B, SN54ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 6. READ-MODIFY-WRITE FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CONTROL S1 S0	BYTE [†] _n	$\overline{OE}B_n^{\dagger}$	DB OUTPUT LATCH LEDB0	CHECK I/O	CB CONTROL	ERROR FLAG ERR MERR
Read	Read & Flag	H L	Input	H	X	Input	H	Enabled
Read	Latch input data & check bits	H H	Latched Input data	H	L	Latched input check word	H	Enabled
Read	Latch corrected data word into output latch	H H	Latched output data word	H	H	Hi-Z Output Syndrome bits	H L	Enabled
Modify /write	Modify appropriate byte or bytes & generate new check word	L L	Input modified BYTE0 Output unchanged BYTE0	H L	H	Output check word	L	H H

[†] $\overline{OE}B_0$ controls DB0-DB7 (BYTE0), $\overline{OE}B_1$ controls DB8-DB15 (BYTE1), $\overline{OE}B_2$ controls DB16-DB23 (BYTE2), $\overline{OE}B_3$ controls DB24-DB31 (BYTE3).

diagnostic operations

The 'ALS632B, 'ALS633, 'ALS634B and 'ALS635 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the **ERR** flag should be low. If a diagnostic data word with two errors in any bit location is applied, the **MERR** flag should be low. After the checkword is latched into the input latch, it can be verified by taking $\overline{OE}CB$ low. This outputs the latched checkword. With the 'ALS632B and 'ALS633, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the 'ALS634B and 'ALS635 do not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table 7 ('ALS632B and 'ALS633) and Table 8 ('ALS634B and 'ALS635) list the diagnostic functions.

**SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635
SN74ALS632B, SN74ALS633, SN54ALS634B, SN54ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 7. 'ALS632B, 'ALS633 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	H L	Input correct data word	H	X	Input correct check bits	H	H H
Latch input check word while data input latch remains transparent	L H	Input diagnostic data word†	H	L	Latched input check bits	H	Enabled
Latch diagnostic data word into output latch	L H	Input diagnostic data word†	H	H	Output latched check bits Hi-Z	L H	Enabled
Latch diagnostic data word into input latch	H H	Latched input diagnostic data word	H	H	Output syndrome bits Hi-Z	L H	Enabled
Output diagnostic data word & syndrome bits	H H	Output diagnostic data word	L	H	Output syndrome bits Hi-Z	L H	Enabled
Output corrected diagnostic data word & output syndrome bits	H H	Output corrected diagnostic data word	L	L	Output syndrome bits Hi-Z	L H	Enabled

† Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.


TABLE 8. 'ALS634B, 'ALS635 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB CONTROL OEDB	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	H L	Input correct data word	H	Input correct check bits	H	H H
Latch input check bits while data input latch remains transparent	L H	Input diagnostic data word†	H	Latched input check bits	H	Enabled
Output input check bits	L H	Input diagnostic data word†	H	Output input check bits	L	Enabled
Latch diagnostic data into input latch	H H	Latched input diagnostic data word	H	Output syndrome bits Hi-Z	L H	Enabled
Output corrected diagnostic data word	H H	Output corrected diagnostic data word	L	Output syndrome bits Hi-Z	L H	Enabled

† Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

SN54ALS632B, SN54ALS633, SN74ALS632B, SN74ALS633
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS


'ALS632B, 'ALS633 logic diagram (positive logic)



*'ALS632B has a 3-state (∇) check-bit and data outputs.
 'ALS633 has open-collector (∇) check-bit and data outputs.

SN54ALS634B, SN54ALS635, SN74ALS634B, SN74ALS635 **32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

'ALS634B, 'ALS635 logic diagram (positive logic)



*'ALS634B has a 3-state (∇) check-bit and data outputs.
 'ALS635 has open-collector (∇) check-bit and data outputs.

SN54ALS632B, SN54ALS634B, SN74ALS632B, SN74ALS634B

32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage: CB and DB	5.5 V
All others	7 V
Operating free-air temperature range:	
SN74ALS632B, SN74ALS634B	0°C to 70°C
Operating case temperature range:	
SN54ALS632B, SN54ALS634B	-55°C to 125°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54ALS632B SN54ALS634B			SN74ALS632B SN74ALS634B			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.6			0.8	V	
I _{OH}	High-level output current	ERR or MERR DB or CB			-0.4 -1			mA	
I _{OL}	Low-level output current	ERR or MERR DB or CB			4 12			8 24 mA	
t _w	Pulse duration	LEDBO low			20			ns	
t _{su}	Setup time	(1) Data and check word before S0↑ (S1 = H)			7			5	ns
		(2) S0 high before LEDBO↑ (S1 = H)†			30			30	
		(3) LEDBO high before the earlier of S0↓ or S1↓†			0			0	
		(4) LEDBO high before S1↑ (S0 = H)			0			0	
		(5) Diagnostic data word before S1↑ (S0 = H)			7			5	
		(6) Diagnostic check word before the later of S1↓ or S0↓			10			7	
		(7) Diagnostic data word before LEDBO↑ (S1 = L and S0 = H)‡			17			15	
t _h	Hold time	(8) Read-mode, S0 low and S1 high			27			25	ns
		(9) Data and check word after S0↑ (S1 = H)			12			10	
		(10) Data word after S1↑ (S0 = H)			12			10	
		(11) Check word after the later of S1↓ or S0↓			12			10	
		(12) Diagnostic data word after LEDBO↑ (S1 = L, S0 = H)‡			0			0	
t _{corr}	Correction time (see Figure 1)§	43			37			ns	
T _C	Operating case temperature	125						°C	
T _A	Operating free-air temperature	-55			0 70			°C	

[†] These times ensure that corrected data is saved in the output data latch.

[‡] These times ensure that the diagnostic data word is saved in the output data latch.

[§] The t_{corr} specification includes the minimum setup time $t_{su(1)}$. The correction time from $S0$ going high to valid data is equal to t_{corr} minus $t_{su(1)}$.

SN54ALS632B, SN74ALS632B

32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION		SN54ALS632B		SN74ALS632B		UNIT
				MIN	TYP [†]	MAX	MIN	
V _{IK}		V _{CC} = Open, I _I = -18 mA		-1.2		-1.2		V
V _{OH}	All outputs	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA		V _{CC} - 2		V _{CC} - 2		V
	DB or CB	V _{CC} = 4.5 V, I _{OH} = -1 mA		2.4 3.3				
		V _{CC} = 4.5 V, I _{OH} = -2.6 mA				2.4 3.2		
V _{OL}	ERR or MERR	V _{CC} = 4.5 V, I _{OL} = 4 mA		0.25 0.4		0.25 0.4		V
		V _{CC} = 4.5 V, I _{OL} = 8 mA				0.35 0.5		
	DB or CB	V _{CC} = 4.5 V, I _{OL} = 12 mA		0.25 0.4		0.25 0.4		
		V _{CC} = 4.5 V, I _{OL} = 24 mA				0.35 0.5		
I _I	S0 or S1	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1		mA
	All others	V _{CC} = 5.5 V, V _I = 5.5 V		0.1		0.1		
I _{IH}	S0 or S1	V _{CC} = 5.5 V, V _I = 2.7 V		20		20		μA
	All others [‡]			20		20		
I _{IL}	S0 or S1	V _{CC} = 5.5 V, V _I = 0.4 V		-0.4		-0.4		mA
	All others [‡]			-0.1		-0.1		
I _O [§]		V _{CC} = 5.5 V, V _O = 2.25 V		-30 -112		-30 -112		mA
I _{CC}		V _{CC} = 5.5 V, See Note 1		157 250		157 250		mA

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

NOTE 1: I_{CC} is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.

switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS632B		SN74ALS632B		UNIT
				MIN	MAX	MIN	MAX	
t _{pd}	DB and CB	ERR	S1 = H, S0 = L, R _L = 500 Ω	5	32	5	30	ns
	DB	ERR	S1 = L, S0 = H, R _L = 500 Ω	5	32	5	30	
t _{pd}	DB and CB	MERR	S1 = H, S0 = L, R _L = 500 Ω	6	39	6	37	ns
	DB	MERR	S1 = L, S0 = H, R _L = 500 Ω	6	39	6	37	
t _{pd}	S0 and S1	CB	R1 = R2 = 500 Ω	5	35	5	32	ns
t _{PLH}	S0 and S1	ERR	R _L = 500 Ω	3	21	3	19	ns
t _{pd}	DB	CB	S1 = L, S0 = L, R1 = R2 = 500 Ω	5	33	5	30	ns
t _{pd}	LEDB0	DB	S1 = X, S0 = H, R1 = R2 = 500 Ω	3	20	3	18	ns
t _{pd}	S1	CB	S0 = H, R1 = R2 = 500 Ω	4	26	4	24	ns
t _{en}	OE _{CB}	CB	S0 = H, S1 = X, R1 = R2 = 500 Ω	1	24	1	22	ns
t _{dis}	OE _{CB}	CB	S0 = H, S1 = X, R1 = R2 = 500 Ω	1	22	1	20	ns
t _{en}	OE _{B0} thru OE _{B3}	DB	S0 = H, S1 = X, R1 = R2 = 500 Ω	1	24	1	22	ns
t _{dis}	OE _{B0} thru OE _{B3}	DB	S0 = H, S1 = X, R1 = R2 = 500 Ω	1	22	1	20	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the *LSI Logic Data Book*, 1986.

SN54ALS634B, SN74ALS634B **32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS** **WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS634B		SN74ALS634B		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA	-1.5		-1.5		V
V _{OH}	All outputs	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA		V _{CC} -2		V _{CC} -2		V
	DB or CB	V _{CC} = 4.5 V, I _{OH} = -1 mA		2.4 3.3				
		V _{CC} = 4.5 V, I _{OH} = -2.6 mA				2.4 3.2		
V _{OL}	ERR or MERR	V _{CC} = 4.5 V, I _{OL} = 4 mA		0.25 0.4		0.25 0.4		V
		V _{CC} = 4.5 V, I _{OL} = 8 mA				0.35 0.5		
	DB or CB	V _{CC} = 4.5 V, I _{OL} = 12 mA		0.25 0.4		0.25 0.4		
		V _{CC} = 4.5 V, I _{OL} = 24 mA				0.35 0.5		
I _I	S0 or S1	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1		mA
	All others	V _{CC} = 5.5 V, V _I = 5.5 V		0.1		0.1		
I _{IH}	S0 or S1	V _{CC} = 5.5 V, V _I = 2.7 V		20		20		μA
	All others‡			20		20		
I _{IL}	S0, S1, or OEDB	V _{CC} = 5.5 V, V _I = 0.4 V		-0.4		-0.4		mA
	All others‡			-0.1		-0.1		
I _O ‡		V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-112	-30	-112	mA
I _{CC}		V _{CC} = 5.5 V,	See Note 1	150	250	150	250	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

NOTE 1: I_{CC} is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.

switching characteristics over recommended supply voltage range and operating temperature range (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS634B		SN74ALS634B		UNIT
				MIN	MAX	MIN	MAX	
t_{pd}	DB and CB	$\overline{\text{ERR}}$	S1 = H, S0 = L, $R_L = 500 \Omega$	5	34	5	30	ns
			S1 = L, S0 = H, $R_L = 500 \Omega$	5	34	5	30	
t_{pd}	DB and CB	$\overline{\text{MERR}}$	S1 = H, S0 = L, $R_L = 500 \Omega$	6	39	6	37	ns
			S1 = L, S0 = H, $R_L = 500 \Omega$	6	39	6	37	
t_{pd}	S0 $\downarrow$ and S1 $\downarrow$	CB	$R_1 = R_2 = 500 \Omega$	5	35	5	32	
t_{PLH}	S0 $\downarrow$ and S1 $\downarrow$	$\overline{\text{ERR}}$	$R_L = 500 \Omega$	3	21	3	19	ns
t_{pd}	DB	CB	S1 = L, S0 = L, $R_1 = R_2 = 500 \Omega$	5	33	5	30	ns
t_{pd}	S1 $\uparrow$	CB	S0 = H, $R_1 = R_2 = 500 \Omega$	4	26	4	24	ns
t_{en}	$\overline{\text{OECB}}\downarrow$	CB	S1 = X, S0 = H, $R_1 = R_2 = 500 \Omega$	1	24	1	22	ns
t_{dis}	$\overline{\text{OECB}}\uparrow$	CB	S1 = X, S0 = H, $R_1 = R_2 = 500 \Omega$	1	22	1	20	ns
t_{en}	$\overline{\text{OEDB}}\downarrow$	DB	S1 = X, S0 = H, $R_1 = R_2 = 500 \Omega$	1	24	1	22	ns
t_{dis}	$\overline{\text{OEDB}}\uparrow$	DB	S1 = X, S0 = H, $R_1 = R_2 = 500 \Omega$	1	22	1	20	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the *LSI Logic Data Book*, 1986.

SN54ALS633, SN54ALS635
SN74ALS633, SN74ALS635

32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage: CB and DB	5.5 V
All others	7 V
Operating free-air temperature range:	
SN74ALS633 and SN74ALS635	0°C to 70°C
Operating case temperature range:	
SN54ALS633 and SN54ALS635	–55°C to 125°C
Storage temperature range	–65°C to 150°C

recommended operating conditions

			SN54ALS633 SN54ALS635			SN74ALS633 SN74ALS635			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.6			0.8	V
I_{OH}	High-level output current	ERR or MERR			–0.4			–0.4	mA
		DB or CB 'ALS634A			–1			–2.6	
I_{OL}	Low-level output current	ERR or MERR			4			8	mA
		DB or CB			12			24	
t_w	Pulse duration	LEDBO low	45			25			ns
t_{su}	Setup time	(1) Data and check word before S0† (S1 = H)	15			10			ns
		(2) S0 high before LEDBO† (S1 = H)†	45			45			
		(3) LEDBO high before the earlier of S0† or S1†	0			0			
		(4) LEDBO high before S1† (S0 = H)	0			0			
		(5) Diagnostic data word before S1† (S0 = H)	28			10			
		(6) Diagnostic check word before the later of S1† or S0†	15			10			
		(7) Diagnostic data word before LEDBO† (S1 = L and S0 = H)†	35			20			
t_h	Hold time	(8) Read-mode, S0 low and S1 high	35			30			ns
		(9) Data and check word after S0† (S1 = H)	20			15			
		(10) Data word after S1† (S0 = H)	20			15			
		(11) Check word after the later of S1† or S0†	20			15			
		(12) Diagnostic data word after LEDBO† (S1 = L, S0 = H)†	0			0			
t_{corr}	Correction time (see Figure 1)§		65			58			ns
T_C	Operating case temperature				125				°C
T_A	Operating free-air temperature		–55			0		70	°C

† These times ensure that corrected data is saved in the output data latch.

‡ These times ensure that the diagnostic data word is saved in the output data latch.

§ The t_{corr} specification includes the minimum setup time $t_{su}(1)$. The correction time from S0 going high to valid data is equal to t_{corr} minus $t_{su}(1)$.

VLSI Memory Management Products

PRODUCT PREVIEW

7

SN54ALS633, SN74ALS633

32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

WITH OPEN-COLLECTOR OUTPUTS

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS633			SN74ALS633			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA			-1.5			-1.5	V
V _{OH} ERR or MERR		V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA		V _{CC} -2			V _{CC} -2			V
I _{OH} DB or CB		V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1			0.1	mA
V _{OL}	ERR or MERR	V _{CC} = 4.5 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
		V _{CC} = 4.5 V,	I _{OL} = 8 mA					0.35	0.5	
	V _{CC} = 4.5 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
	V _{CC} = 4.5 V,	I _{OL} = 24 mA					0.35	0.5		
I _I	S0 or S1	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
	All others	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	
I _{IH}	S0 or S1	V _{CC} = 5.5 V, V _I = 2.7 V		20			20			μA
	All others‡			20			20			
I _{IL}	S0 or S1	V _{CC} = 5.5 V, V _I = 0.4 V		-0.4			-0.4			mA
	All others‡			-0.1			-0.1			
I _O §		ERR or MERR	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112		-30	-112	mA	
I _{CC}		V _{CC} = 5.5 V,	See Note 1	150	250		150	250	mA	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current. I_O_S.

NOTE 1: I_{CC} is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.

switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS633		SN74ALS633		UNIT
				MIN	MAX	MIN	MAX	
t _{pd}	DB and CB	ERR	S1 = H, S0 = L, R _L = 500 Ω	10	43	10	40	ns
	DB	ERR	S1 = L, S0 = H, R _L = 500 Ω	10	43	10	40	ns
t _{pd}	DB and CB	MERR	S1 = H, S0 = L, R _L = 500 Ω	15	67	15	55	ns
			S1 = L, S0 = H, R _L = 500 Ω	15	67	15	55	ns
t _{pd}	S0↓ and S1↓	CB	R _L = 680 Ω	10	75	10	60	ns
t _{PLH}	S0↓ and S1↓	ERR	R _L = 500 Ω	5	30	5	25	ns
t _{pd}	DB	CB	S1 = L, S0 = L, R _L = 680 Ω	10	70	10	60	ns
t _{pd}	LEDB0↓	DB	S1 = X, S0 = H, R _L = 680 Ω	15	70	15	50	ns
t _{pd}	S1↑	CB	S0 = H, R _L = 680 Ω	10	60	10	45	ns
t _{PLH}	OE _{CB} ↑	CB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns
t _{PHL}	OE _{CB} ↓	CB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns
t _{PLH}	OE _{B0} thru OE _{B3} ↑	DB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns
t _{PHL}	OE _{B0} thru OE _{B3} ↓	DB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the *LSI Logic Data Book*, 1986.

SN54ALS635, SN74ALS635

32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

WITH OPEN-COLLECTOR OUTPUTS

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS635			SN74ALS635			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH}	ERR or MERR $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, I_{OH} = -0.4 \text{ mA}$	$V_{CC} - 2$			$V_{CC} - 2$			V
I_{OH}	DB or CB $V_{CC} = 4.5 \text{ V}, V_{OH} = 5.5 \text{ V}$			0.1			0.1	mA
V_{OL}	ERR or MERR $V_{CC} = 4.5 \text{ V}, I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$					0.35	0.5	
	DB or CB $V_{CC} = 4.5 \text{ V}, I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	
	$V_{CC} = 4.5 \text{ V}, I_{OL} = 24 \text{ mA}$					0.35	0.5	
I_I	S0 or S1 $V_{CC} = 5.5 \text{ V}, V_I = 7 \text{ V}$							mA
	All others $V_{CC} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$							
I_{IH}	S0 or S1 $V_{CC} = 5.5 \text{ V}, V_I = 2.7 \text{ V}$							μA
	All others [‡]							
I_{IL}	S0 or S1 $V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V}$							mA
	All others [‡]							
$I_{O\frac{1}{2}}$	ERR or MERR $V_{CC} = 5.5 \text{ V}, V_O = 2.25 \text{ V}$	-30		-112	-30		-112	mA
I_{CC}	$V_{CC} = 5.5 \text{ V},$ See Note 1		150			150		mA

[†] All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, $I_{O\frac{1}{2}}$.

NOTE 1: I_{CC} is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.

switching characteristics over recommended ranges of supply voltage and operating temperature (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS635			SN74ALS635			UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
t_{pd}	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500 \Omega$		26			26		ns
	DB	ERR	S1 = L, S0 = H, $R_L = 500 \Omega$		26			26		
t_{pd}	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$		40			40		ns
			S1 = L, S0 = H, $R_L = 500 \Omega$		40			40		
t_{pd}	S0 _L and S1 _L	CB	$R_L = 680 \Omega$		40			40		ns
t_{PLH}	S0 _L and S1 _L	ERR	$R_L = 500 \Omega$		14			14		ns
t_{pd}	DB	CB	S1 = L, S0 = L, $R_L = 680 \Omega$		40			40		ns
t_{pd}	S1 _L	DB	S0 = H, $R_L = 680 \Omega$		40			40		ns
t_{PLH}	$\overline{OECB}_L$	CB	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24		ns
t_{PHL}	$\overline{OECB}_L$	CB	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24		ns
t_{PLH}	$\overline{OEDB}_L$	DB	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24		ns
t_{PHL}	$\overline{OEDB}_L$	DB	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24		ns

[†] All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the *LSI Logic Data Book*, 1986.

**SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635
SN74ALS632B, SN74ALS633, SN54ALS634B, SN54ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**




FIGURE 1. READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS




FIGURE 2. READ, CORRECT, MODIFY MODE SWITCHING WAVEFORMS

**SN54ALS632B, SN54ALS633, SN54ALS634B, SN54ALS635
SN74ALS632B, SN74ALS633, SN74ALS634B, SN74ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**




FIGURE 3. DIAGNOSTIC MODE SWITCHING WAVEFORM