

# IMS1600M IMS1601LM CMOS High Performance 64K x 1 Static RAM MIL-STD-883C

#### **FEATURES**


- INMOS' Very High Speed CMOS
- Advanced Process 1.6 Micron Design Rules
- Full Military Temperature Operating Range (-55°C to +125°C)
- MIL-STD-883C Processing
- 45, 55, and 70 nsec Access Times
- Fully TTL Compatible
- · Separate Data Input & Output
- Three-state Output
- Power Down Function
- Single +5V ± 10% Operation
- · Standard Military Drawing version available
- 22-Pin, 300-mil DIP (JEDEC Std.)
- 22-Pin Ceramic LCC (JEDEC Std.)
- Battery Backup Operation 2V Data Retention (L version only)

#### DESCRIPTION

The INMOS IMS1600M is a high performance 64Kx1 CMOS Static RAM processed in full compliance to MIL-STD-883C and guaranteed to operate over the full military temperature range. The IMS1600M provides maximum density and speed enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1600M features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1600M provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.


The IMS1601LM is a low power version offering battery backup data retention operating from a 2 volt supply.



#### PIN NAMES

A <sub>0</sub> ·A	A ADDRESS INPUTS	Q DATA OUTPUT
w	WRITE ENABLE	Vcc POWER (+5V)
Ē	CHIP ENABLE	Vsa GROUND
D	DATA INPUT	

# BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to	Vss2.0 to 7.0V
Voltage on Q	1.0 to (Vcc+0.5)
Temperature Under Bias	55° C to 125°C
Storage Temperature	65° C to 150°C
Power Dissipation	1W
DC Output Current	25mA
(One Second Duration)	

"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	٧	·
Vss	Supply Voltage	0	0	0	V	
ViH	Input Logic "1" Voltage	2.0		Vcc+0.5	٧	All inputs
VIL	Input Logic "0" Voltage	-1.0*		0.8	٧	All inputs
TA	Ambient Operating Temperature	-55	25	125	°C	400 linear ft/min air flow

<sup>\*</sup>Vit. min = -3 V for pulse width <20ns, note b.

#### DC ELECTRICAL CHARACTERISTICS (-55°C \( \text{TA} \( \) 125°C) (Vcc = 5.0V \( \) 10%)a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES	
lcc1	Average Vcc Power Supply Current		70	mA	tavav = tavav(min)	
lcc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		25	mA	E ≥ Viн . All other inputs at	
	IMS1601L version		20		VIN & VIL OF & VIH	
lcca	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		14	mA	E ≥ (Vcc - 0.2) . All other inputs at	
	IMS1601L version		9		Vin ≤ 0.2 or ≥ (Vcc - 0.2V)	
lcc4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		19	mA.	_ E ≥ (Vcc - 0.2) . Inputs cycling at	
	IMS1601L version		15	111124	Vin ≤ 0.2 or ≥ (Vcc - 0.2V)	
liuk	Input Leakage Current (Any Input)		±5	μА	Vcc = max Vin = Vss to Vcc	
lotk	Off State Output Leakage Current		± 10	μА	Vcc = max Vin = Vss to Vcc	
Vон	Output Logic "1" Voltage	2.4		٧	lон = -4mA	
Vol	Output Logic "0" Voltage		0.4	V	lo∟ ≈ 8mA	

Note a: Icc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

#### **AC TEST CONDITIONS**

Input Pulse Levels	/ss to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Leve	ls., 1.5V
Output LoadSee	Figure 1

#### CAPACITANCE (Ta=25°C, f=1.0MHZ)b

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
Cin	Input Capacitance	4	pF	$\Delta V = 0$ to 3V
Соит	Output Capacitance	7	рF	$\Delta V = 0$ to $3V$

Note b: This parameter is sampled and not 100% tested.



#### RECOMMENDED AC OPERATING CONDITIONS ( $-55^{\circ}C \le T_{A} \le 125^{\circ}C$ ) ( $V_{CC} = 5.0V \pm 10\%$ )


## **READ CYCLE**<sup>9</sup>

NO.	SYM	IBOL .	24241555	IMS16	00M-45	IMS16	DOM-55	IMS160	00 <b>M</b> -70	што	NOTES
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
1	telav	tacs	Chip Enable Access Time		45		55		70	ns	
2	tavav	trac	Read Cycle Time	45		55	Ì	70		ns	С
3	tavov	taa	Address Access Time		45		55		70	ns	d
4	taxox	tон	Output Hold After Address Change	5		5		5		ns	
5	t∈LQX	tı.z	Chip Enable to Output Active	5		5		5		ns	
6	tehoz	tHZ	Chip Disable to Output Inactive	0	25	0	30	0	30	ns	f, j
7	telicch	t₽∪	Chip Enable to Power Up	0		0		0		ns	j
8	<b>t</b> EHICCL	tPD	Chip Enable to Power Down		45		55		70	ns	j
		tr	Input Rise and Fall Times		50		50		50	ns	e, j


Note c: For READ CYCLE 1 & 2,  $\overline{W}$  is high for entire cycle. Note d. Device is continuously selected;  $\overline{E}$  low. Note e: Measured between Vil max and ViH min.

Note 1: Measured ±200mV from steady state output voltage. Load capacitance is 5pF. Note g:  $\overline{E}$  and  $\overline{W}$  must transition between  $V_{IH}$  to  $V_{IL}$  or  $V_{IL}$  to  $V_{IH}$  in a monotonic fashion. Note j: Parameter guaranteed but not tested.

#### READ CYCLE 1c,d



#### READ CYCLE 2°





# RECOMMENDED AC OPERATING CONDITIONS ( $-55^{\circ}C \le T_{A} \le 125^{\circ}C$ ) ( $V_{cc} = 5.0V \pm 10\%$ ) WRITE CYCLE 1: $\overline{W}$ Controlled<sup>9. h</sup>

NO.	SYM	BOL	PARAMETER	IMS1600M-45		IMS160	0M-55	IMS16	00M-70		NOTES
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	MOTES
9	tavav	twc	Write Cycle Time	45		55		70		ns	
10	twlwh	twp	Write Pulse Width	20		25		30		ns	
11	telwh	tcw	Chip Enable to End of Write	20		30		35		กร	
12	tovwh	tow	Data Setup to End of Write	20		20		30		ns	
13	twnox	ton	Data Hold after End of Write	0		5		5		ns	
14	tavwh	taw	Address Setup to End of Write	27		32		37		ns	
15	tavwl	tas	Address Setup to Start of Write	7		7		7		ns	
16	twhax	twn	Address Hold after End of Write	5		5		5		ns	
17	tw.coz	twz	Write Enable to Output Disable	0	20	0	25	0	30	ns	f, j
18	twnox	tow	Output Active after End of Write	0_		0		0		ns	i, j

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between ViH to ViL or ViL to ViH in a monotonic fashion.

Note h: E or W must be ≥ Vix during address transitions.

Note i: If  $\overline{W}$  is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

### **WRITE CYCLE 1**



# 

## WRITE CYCLE 2: Ē CONTROLLED<sup>g, h</sup>

NO.	SYM	BOL	PARAMETER		00M-45	IMS160	0M-55	IMS160	OM-70	LIMITE	NOTES
NO.	Standard	Alternate	PANAMEIEN	MIN	MAX	MIN	MAX	MIN	MAX	פוואט	NOTES
19	tavav	twc	Write Cycle Time	45		55		70		ns	
20	twieh	twp	Write Pulse Width	20		25	l	30		ns	
21	teleh	tcw	Chip Enable to End of Write	20		25		30		ns	
22	toven	tow	Data Setup to End of Write	20		20		30		ns	
23	tendx	tон	Data Hold after End of Write	5		5		5		ns	
24	taveh	taw	Address Setup to End of Write	23		28		33		ns	
25	tehax	twn	Address Hold after End of Write	5		5		5		ns	
26	tavel	tas	Address Setup to Start of Write	3		3		3		ns	
27	twLaz	twz	Write Enable to Output Disable	0	20	0	25	0	30	ns	f, j


Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between ViH to VIL or VIL to VIH in a monotonic fashion.

Note h: Ē or W̄ must be ½ Viн during address transitions.

Note i: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the output remains in the high impedance state.

Note j Parameter guaranteed but not tested.





#### **DEVICE OPERATION**

The IMS1600M has two control inputs, a Chip Enable (/E) and Write Enable (/W), 16 address inputs (A0 -A15), a data in (D) and a data out (Q).

The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 16 address inputs are decoded to select one memory cell out of 65,536. Read and Write operations on the memory cell are controlled by the /W input. With /E high, the device is deselected, the output is disabled and the power consumption is reduced to less than one-third of the active mode power with TTL levels and even lower with CMOS levels.

#### **READ CYCLE**

A read cycle is defined as  $/W \ge V_H \min$  with  $/E \le V_L \max$ . Read access time is measured from either /E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by /E going low. As long as address is stable when /E goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

#### WRITECYCLE

The write cycle of the IMS1600M is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffer will be turned on telox after the falling edge of /E (just as in a read cycle). The output buffer is then turned off within twLozof the falling edge of /W. During this interval it is possible to have bus contention between devices with D and Q connected together in acommon I/O configuration. To aviod bus contention input data should not be active until tw.oz.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the output remains in the high impedance state.

#### **POWER DISTRIBUTION**

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1600M. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components. so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.



#### **TERMINATION**

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.

#### **DATA RETENTION** (L version only) (-55°C $\leq$ T<sub>A</sub> $\leq$ 125°C)


SYMBOL	PARAMETER	MIN	TYP*	MAX	UNITS	NOTES
V <sub>DR</sub>	Data Retention Voltage	2.0			volts	$V_{IN} \le 0.2V \text{ or } \ge (V_{CC}-0.2V) \ \overline{E} \ge (V_{CC}-0.2V)$
lccdr1	Data Retention Current		8	1200	μА	V <sub>CC</sub> = 3.0 volts
ICCDR2	Data Retention Current		5	800	μА	V <sub>CC</sub> = 2.0 volts
t <sub>EHVCCL</sub>	Deselect Time (t <sub>CDR</sub> )	0			ns	j, k
TVCCHEL	Recovery Time (t <sub>R</sub> )	t <sub>RC</sub>			ns	j, k (t <sub>RC</sub> = Read Cycle Time)

<sup>\*</sup>Typical data retention parameters at 25°C.

Note j: Parameter guaranteed but not tested.


Note k: Supply recovery rate should not exceed 100mV per µS from VDR to VCC min.

# LOW V CC DATA RETENTION





Type	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
P	Plastic DIP	solder
s	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramić LCC	gold
Y	(Skinny) Flat-pack	gold



## **TRUTH TABLE**

Ē	w	Q	MODE
н	х	HI-Z	Standby (Isb)
L	н	Dout	Read
L	L	HI-Z	Write


Standard Military Drawing version available, see SMD Reference Guide

## **ORDERING INFORMATION**


DEVICE	SPEED	PACKAGE	PART NUMBER		
			STANDARD	LOW POWER	
IMS 1600M IMS1600LM	45ns 45ns 55ns 55ns 70ns 70ns	CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC	IMS1600S-45M IMS1600N-45M IMS1600S-55M IMS1600N-55M IMS1600S-70M IMS1600N-70M	IMS1601LS45M IMS1601LN45M IMS1601LN55M IMS1601LN55M IMS1601LN50M IMS1601LN70M	




# **PACKAGING INFORMATION**



Dim	Inc	hes	mm		
	Nom	Nom Tol		To	
A	.118	.010	2.997	.254	
A1	.035	.015	.889	.381	
В	.018	.003	.457	.152	
B1	.060	Тур	1.524	Max	
a	1.10	.013	27.94	.330	
E	.315	.010	8.001	.254	
E1	.295	.015	7.493	.381	
61	.100	.010	2.54	.254	
L	.145	.020	3.683	.508	





# 22 Pln Leadless Chip Carrier

Dim	Inches		mm		Notes
	Nom	Tol	Nom	Tol	NOIES
A	.071	.007	1.803	.178	
B1	.025	.003	.635	.076	
ם	.490	.006	13.446	.152	
E	.290	.006	7.366	.152	
e1	.050		1.270		

