

SMART POWER H-BRIDGE MOTOR DRIVES

FEATURES


DESCRIPTION

The PWR-82340 and PWR-82342 are 30 A H-bridge motor drive hybrids. The PWR-82340 has a 200 V rating and uses MOSFETs in the output stage while the PWR-82342 has a 500 V rating and an IGBT output stage. Both types have individual fast recovery diodes internally connected across the output drive transistors to clamp inductive flyback. This new series of Smart Power Motor Drives has CMOS Schmitt Trigger inputs for high noise immunity. High- and low-side input logic signals are XOR'd in each phase to prevent simultaneous turn-on of in-line transistors, thus eliminating a shoot-thru condition. The internal logic controls the high- and low-side gate drives for each phase and can operate from +5 to +15 V logic levels. The internal power supply provides a constant voltage source to the floating high side gate drives. This provides constant output performance for switching frequencies from DC to 50 kHz.

APPLICATIONS

Packaged in small cases, these hybrids are an excellent choice for high performance, high reliability motor drives for military and aerospace servo-amps and speed controls. Among the many applications are robotics; electro-mechanical valve assemblies; actuator systems for flight control surfaces on military and commercial aircraft; antenna and radar positioning; fan and blower motors for environmental conditioning; thrust and vector position control of mini subs, drones, and RPV's; compressor motors for cryogenic coolers; and high-power inverters. The PWR-82340/342 hybrids are ideal for harsh military environments where shock, vibration, and temperature extremes are evident, such as missile applications where fin actuator systems control missile direction. The PWR-82340 and PWR-82342 operate over the -55°C to +125°C temperature range and are available with military processing.

- **Small Size (2.25" x 2.1" x 0.39")**
- **200 V and 500 V Capability**
- **30 A Current Capability**
- **High-Efficiency MOSFET or IGBT Drive Stage**
- **Direct Drive from PWM**
- **Drives Brushless DC or Brush Motors**
- **Four Quadrant Operation**
- **0.85 °C/W θ_{j-c} Max**
- **Military Processing Available**



NOTE: Pins 3 and 6 are internally connected; Pins 7 and 18 are internally connected.

FIGURE 1. PWR-82340/342 BLOCK DIAGRAM

TABLE 1. PWR-82340 AND PWR-82342 ABSOLUTE MAXIMUM RATINGS T _C = +25°C unless otherwise specified)				
PARAMETER	SYMBOL	PWR-82340 VALUE	PWR-82342 VALUE	UNITS
SUPPLY VOLTAGE	V _{CC}	200	500	V
BIAS VOLTAGE	V _b	50	50	V
LOGIC POWER-IN VOLTAGE	V _{LPI}	18	18	V
INPUT LOGIC VOLTAGE	V _U V _L V _{Sd}	V _{LPI} + 0.5	V _{LPI} + 0.5	V
OUTPUT CURRENT CONTINUOUS PULSED	I _O I _{OP}	30 50	30 50	A A
OPERATING FREQUENCY	f _O	50	25	kHz
CASE OPERATING TEMPERATURE	T _C	-55 to +125	-55 to +125	°C
CASE STORAGE TEMPERATURE	T _{CS}	-55 to +150	-55 to +150	°C

TABLE 2. PWR-82340 AND PWR-82342 SPECIFICATIONS T _C = +25°C unless otherwise specified)									
			PWR-82340			PWR-82342			
PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
OUTPUT Output Current Continuous (see FIGURES 19 and 15) Supply Voltage Output On Resistance (each FET)(see FIGURE 14A) Output Voltage Drop (each IGBT)(see FIGURES 14B) Instant Forward Voltage (flyback diode)(see FIGURE 13) Reverse Recovery Time (flyback diode) Reverse Leakage Current at T _C = +25°C Reverse Leakage Current at T _C = +125°C	I _O V _{CC} R _{ON} V _{CE(SAT)} V _F t _{rr} I _r I _r	 see note 1 I _O = 30 A I _O = 30 A I _p = 30 A (see note 2) I _f = 1 A, I _r = 1 A see note 3 see note 3		140	30 200 0.1 1.15 50 10 1		270	30 500 3.8 1.70 50 10 1	A V ohm V V nsec μA mA
BIAS SUPPLY Input Bias Voltage (T _C = -55 to +125°C) Quiescent Bias Current (see note 4)(see FIGURE 16) Bias Current (T _C = -55 to +125°C) (see FIGURES 17 and 18) Inrush Current (T _C = -55 to +125°C) Logic Power Input Current	V _b I _{bq} I _b I _{ir} I _{LPI}	 V = 28 V V _b = 28 V(see note 5) V _b = 28 V see note 6	14 30	27	50 40 1.4 2	15 24	27	50 35 1.4 2	V mA mA A mA
INPUT SIGNALS (see FIGURE 7) Positive Trigger Threshold Voltage Negative Trigger Threshold Voltage Positive Trigger Threshold Voltage Negative Trigger Threshold Voltage	V _P V _N V _P V _N	Pin Connections Pin 11 and 12 connected Pin 11 and 12 connected see note 6 see note 6	6.8 4.0 2.2 0.9		10 7 3 2	6.8 4.0 2.2 0.9		10 7 3 2	V V V V
SWITCHING CHARACTERISTICS (see FIGURE 2) Upper Drive: Turn-on propagation delay Turn-off propagation delay Shut down propagation delay Turn-on rise time Turn-off fall time Lower Drive: Turn-on propagation delay Turn-off propagation delay Shut down propagation delay (see FIGURE 9) Turn-on rise time Turn-off fall time	t _d (on) t _d (off) t _{Sd} t _r t _f t _d (on) t _d (off) t _{Sd} t _r t _f	Test 1 Conditions Pin 11 and 12 connected +15 V logic I _O = 30 A peak PWR-82340 V _{CC} = 140 V PWR-82342 V _{CC} = 270 V			840 1020 800 125 125			810 860 810 100 150	nsec nsec nsec nsec nsec
SWITCHING CHARACTERISTICS (see FIGURE 2) Upper Drive: Turn-on propagation delay Turn-off propagation delay Shut down propagation delay Turn-on rise time Turn-off fall time	t _d (on) t _d (off) t _{Sd} t _r t _f	Test 2 Conditions see note 6 +5 V logic I _O = 30 A peak PWR-82340 V _{CC} = 140 V PWR-82342 V _{CC} = 270 V			1090 1315 1100 125 125			1050 1150 850 100 150	nsec nsec nsec nsec nsec

PWR-82340/82342 Errata Sheet

This errata sheet replaces the section on INPUT SIGNALS in Table 2 on page 2.

TABLE 2. PWR-82340/82342 SPECIFICATION

(T_C = +25°C Unless Otherwise Specified)

			PWR-823340			PWR-823342			
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
INPUT SIGNALS (See Figure 7)		Pin Connections							
Positive Trigger Threshold Voltage	V _P	Pin 11 and 12 connected			12.9			12.9	V
Negative Trigger Threshold Voltage	V _N	Pin 11 and 12 connected	2.1			2.1			V
Hysteresis Voltage	V _H	Pin 11 and 12 connected	1.6		10.8	1.6		10.8	V
Positive Trigger Threshold Voltage	V _P	See note 6			4.3			4.3	V
Negative Trigger Threshold Voltage	V _N	See note 6	0.9			0.9			V
Hysteresis Voltage	V _H	See note 6	0.3		3.6	0.3		3.6	V

TABLE 2. PWR-82340 AND PWR-82342 SPECIFICATIONS (CONTINUED)
($T_c = 25^\circ\text{C}$ unless otherwise specified)


			PWR 82340			PWR 82342			
PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SWITCHING CHARACTERISTICS (continued)									
LowerDrive:									
Turn-on propagation delay	$t_{d(on)}$	see note 6			1125			1050	nsec
Turn-off propagation delay	$t_{d(off)}$	+5V logic			1290			1150	nsec
Shut-down propagation delay (see FIGURE 9)	t_{Sd}	$I_o = 30\text{ A peak}$			1100			850	nsec
Turn-on Rise Time	t_r	PWR-82340			125			100	nsec
Turn-off Fall Time	t_f	$V_{CC}=140\text{ V}$ PWR-82342 $V_{CC}=270\text{ V}$			125			150	nsec
DEAD TIME	t_{dt}		400			500			nsec
MINIMUM PULSE WIDTH	t_{pw}		150			175			nsec
THERMAL									
Maximum Thermal Resistance	θ_{j-c}	each transistor			0.85			0.85	$^\circ\text{C/W}$
Maximum Lead Soldering Temp.	T_s	see note 7			250			250	$^\circ\text{C}$
Junction Temperature Range	T_j		-55		150	-55		150	$^\circ\text{C}$
Case Operating Temperature	T_{CO}		-55		125	-55		125	$^\circ\text{C}$
Case Storage Temperature	T_{CS}		-55		150	-55		150	$^\circ\text{C}$
WEIGHT					3.88 (110)			3.88 (110)	oz (g)

Notes: 1. For Hi-Rel applications, derating per MIL-S-19500 should be observed. (Derate V_{CC} to 70%.)
2. Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.
3. For PWR-82340 $V_{CC} = 140\text{ V}$, $V_U, V_L = \text{logic '0'}$ and for PWR-82342 $V_{CC} = 350\text{ V}$, $V_U, V_L = \text{logic '0'}$.
4. $V_U, V_L = \text{logic '0'}$ on pins 13 to 17.
5. For PWR-82340 $f_o = 30\text{ kHz}$ and for PWR-82342 $f_o = 10\text{ kHz}$.
6. Pin 12 connected to external +5 V supply.
7. Solder 1/8" from case for 5 seconds maximum.

INTRODUCTION

The PWR-82340 and PWR-82342 are 30 A motor drive hybrids rated at 200 V and 500 V respectively. The PWR-82340 uses a MOSFET output stage and the PWR-82342 has an IGBT output stage for high speed, high current, and high efficiency operation. The PWR-82342 also offers high voltage performance of an IGBT for use in 270 V systems. These motor drives are ideal for use in high performance motion control systems, servo amplifiers, and motor speed control designs. Furthermore, Multiaxis systems requiring multiple drive stages can benefit from the small size of these power drives.

The PWR-82340/342 can be driven directly from a PWM, DSP, or a custom ASIC that supplies digital signals to control the



(Reference TABLE 2 also.)

FIGURE 2. INPUT/OUTPUT TIMING RELATIONSHIPS

upper and lower transistors of each phase. These highly integrated drive stages have Schmitt trigger digital inputs that control the high and low side of each phase. Digital protection of each phase eliminates an in-line firing condition by preventing simultaneous turn-on of both the upper and lower transistors. The logic controls the high- and low-side gate drivers. Operation from +5 to +15 V logic levels can be programmed by applying the appropriate voltage to pin 12 (V_{LPI}). The PWR-82340/342 has a ground referenced low-side gate drive. An internal DC-DC converter supplies a floating output to each of the two high-side drives. This provides a continuous high-side gate drive even during a motor stall. Pin 11 (V_{LPO}) supplies a +15 V output, which can be used to power the internal logic when system usage requires +15 V logic. The high- and low-side gate drivers control the N-channel MOSFET or IGBT output stage. The MOSFETs used in the PWR-82340 allow output switching up to 50 kHz, while the high-speed IGBTs in the PWR-82342 can switch at 25 kHz. A flyback diode parallels each output transistor and controls the regenerative energy produced by the motor. These fast recovery diodes have faster reverse switching times than the intrinsic body diode of the MOSFETs used in the PWR-82340. They also protect the IGBTs used in the PWR-82342 from exceeding their Emitter-to-Collector breakdown voltage. Use of a copper case and solder attachment of the output transistors achieves a low thermal resistance of 0.85°C/W maximum. Care should be taken to adequately heatsink these motor drives to maintain a case temperature of $+125^\circ\text{C}$. Junction temperatures should not exceed $+150^\circ\text{C}$. The PWR-82340/342 does not have internal short circuit or overcurrent protection which, if required, must be added externally to the hybrid.

BIAS VOLTAGES

The PWR-82340 and PWR-82342 motor drive hybrids only require a single power supply for operation. The hybrid generates two independent, floating supplies, which eliminates the need for external bias voltages for each phase.

In order for the internal power supply to generate these voltages, the input bias voltage (V_b) must be from +15 to +50 Vdc. In most avionic systems this can be accomplished by connecting the V_b pin to the MIL-STD-704D, +28 Volt bus. See FIGURE 3A.

If the system bus voltage is greater than +50 Vdc (and a lower voltage is not available), then the V_b pin and V_z pin can be tied

together with an external power resistor (R_b) and connected from these pins to the system power bus. See FIGURE 3B.

See FIGURES 4 and 5 for bias resistor characteristics.

If additional power dissipation in R_b is a concern, FIGURE 3C shows a more efficient design, using a low-power resistor (R_0) and an additional transistor. To determine the proper resistor to use, refer to FIGURE 6.

If there is another voltage available in the system in the +15 to +50 VDC range, then this voltage can be directly connected to the V_b pin of the hybrid. **In any case, a 0.01 μ f decoupling capacitor (C_b) must be connected between V_b (pin 8) and GND.**




FIGURE 3. CONNECTION TO BUS VOLTAGE TO DEVELOP PROPER INPUT BIAS VOLTAGE




FIGURE 4A. PWR-82340




FIGURE 4B. PWR-82342

FIGURE 4. BIAS RESISTOR VALUE VS. BUS VOLTAGE




FIGURE 5A. PWR-82340




FIGURE 5B. PWR-82342

FIGURE 5. POWER DISSIPATED IN BIAS RESISTOR (R_b) VS. BUS VOLTAGE




FIGURE 6. R_T RESISTOR VALUE VS. BUS VOLTAGE

DIGITALLY CONTROLLED INPUTS

The PWR-82340 and PWR-82342 use Schmitt triggered digital inputs (with hysteresis) to ensure high noise immunity. The trigger switches at different points for positive and negative going signals. Hysteresis voltage (V_H) is the difference between the positive going voltage (V_P) and the negative going voltage (V_N) (see FIGURE 7). The digital inputs have programmable logic levels, which allows the hybrid to be used with different types of control logic with an input voltage range of +5 to +15 V, such as TTL or CMOS logic. The PWR-82340 and PWR-82342 internal power supply generates a +15 Vdc (V_{LPO}) on pin 11. This output can only be used to power the internal digital circuitry within the hybrid. **Do not use this +15 V output to power any circuitry**

external to the hybrid. Pin 12 is the logic power input (V_{LPI}) for the digital circuitry inside the hybrid. **A 0.01 μ F, 50 V ceramic capacitor must be placed between this pin (12) and GND as close to the hybrid as possible.** When using 15 V control circuitry, the logic power input (pin 12) can be connected directly to the logic power output (pin 11) of the hybrid. There is no need for an additional external power supply. **When using 5 V control logic, an external +5 VDC supply must be connected between pin 12 of the hybrid, and GND — leave Pin 11 open (N/C).** The control circuitry can be as simple as a PWM, or as sophisticated as a microprocessor or custom ASIC, depending on the system requirements. The Block Diagram in FIGURE 8 shows a typical interface of the PWR-82340 and PWR-82342 with a motor and control logic in a Servo-Amp System.




FIGURE 7. HYSTERESIS DEFINITION AND CHARACTERISTICS




FIGURE 8. PWR-82340/342 TYPICAL INTERFACE WITH A MOTOR AND PWM

SHUT-DOWN INPUT (V_{Sd})

Pin 15 (V_{Sd}) provides a digital shut-down input, which allows the user to completely turn off both the upper and lower output transistors in both phases. Application of a logic '1' to the V_{Sd} input will latch the Digital Control/Protection circuitry thereby turning off all output transistors. The Digital Control/Protection circuitry remains latched in the off state and will not respond to signals on the V_L or V_U inputs while the V_{Sd} has a logic '1' applied. When the user or the sense circuitry (as in FIGURE 10) returns the V_{Sd} input to a logic '0,' and then the user sets the V_L and V_U inputs to a logic '0' the output of the Digital Control/Protection circuitry will clear the internal latch. When the next rising edge (see FIGURE 9) occurs on the V_L or V_U digital inputs, the output transistors will respond to the corresponding digital input. This feature can be used with external current limit or temperature sense circuitry to disable the drive if a fault condition occurs (see FIGURE 10).

INTERNAL PROTECTION CIRCUITRY

The hybrid contains digital protection circuitry, which prevents in-line transistors from conducting simultaneously. This, in effect, would short circuit the power supply and would damage the output stage of the hybrid. The circuitry allows only proper input signal patterns to cause output conduction. FIGURE 9 and TABLE 3 (see page 13) show these timing relationships. If an improper input requested that the upper and lower transistors of the same phase conduct together, the output would be a high impedance until removal of the illegal code from the input of the PWR- 82340 or PWR-82342. **A dead time of 500 nsec minimum should still be maintained** between the signals at the V_U and V_L pins; this ensures the complete turn off of any transistor before turning on its associated in-line transistor.




FIGURE 9. SHUT-DOWN (V_{Sd}) TIMING RELATIONSHIPS




FIGURE 10. FUNCTIONAL SHUT-DOWN INPUT USED WITH CURRENT-SENSING CIRCUITRY




FIGURE 13A. PWR-82340 TYPICAL FORWARD VOLTAGE DROP OF FLYBACK DIODES




FIGURE 13B. PWR-82342 TYPICAL FORWARD VOLTAGE DROP OF FLYBACK DIODES




FIGURE 14A. PWR-82340 TYPICAL ON RESISTANCE VARIATION WITH TEMPERATURE




FIGURE 14B. PWR-82342 TYPICAL V_{CE}(SAT) VARIATION WITH TEMPERATURE




FIGURE 15A. PWR-82340 TYPICAL OUTPUT ON VOLTAGE DROP VERSUS OUTPUT CURRENT




FIGURE 15B. PWR-82342 TYPICAL OUTPUT ON VOLTAGE DROP VERSUS OUTPUT CURRENT




FIGURE 16. PWR-82340/342 TYPICAL QUIESCENT BIAS CURRENT VERSUS BIAS VOLTAGE




FIGURE 17A. PWR-82340 TYPICAL BIAS CURRENT VERSUS BIAS VOLTAGE AT $F_0 = 30$ KHZ




FIGURE 17B. PWR-82342 TYPICAL BIAS CURRENT VERSUS BIAS VOLTAGE AT $F_0 = 10$ KHZ




FIGURE 18A. PWR-82340 BIAS CURRENT VERSUS OPERATING FREQUENCY





FIGURE 18B. PWR-82342 BIAS CURRENT VERSUS OPERATING FREQUENCY


MOUNTING

The package bolts to part of the chassis or even the motor assembly itself, depending on system requirements. In applications where this isn't convenient, the hybrid can be mounted to its own heatsink. The heat transfer in a hybrid is from semiconductor junction to the bottom of the hybrid case. The flatness and


maximum temperature of this mounting surface are critical to proper performance and reliability, because this is the only method of dissipating the power created in the hybrid. Use a mounting surface flatness of 0.004 inches/inch maximum. This interface can be improved with the use of a thermal compound or pad. The heatsink should be designed to insure that the case temperature does not exceed +125°C.



**FIGURE 19A. PWR-82340
MAXIMUM ALLOWABLE CONTINUOUS OUTPUT
CURRENT VERSUS CASE TEMPERATURE**




**FIGURE 19B. PWR-82342
MAXIMUM ALLOWABLE CONTINUOUS OUTPUT
CURRENT VERSUS CASE TEMPERATURE**



**FIGURE 20. PWR-82340 AND PWR-82342 MAXIMUM
ALLOWABLE POWER DISSIPATION
OF EACH OUTPUT TRANSISTOR VERSUS CASE
TEMPERATURE**

TABLE 3. INPUT-OUTPUT TRUTH TABLE						
INPUTS						OUTPUTS
UPPERS		LOWERS		CONTROL		
V _{UA}	V _{UB}	V _{LA}	V _{LB}	V _{Sd}	V _{OA}	V _{OB}
0	0	1	1	0	L	L
0	1	1	0	0	L	H
1	0	0	1	0	H	L
1	1	0	0	0	H	H
1	X	1	X	0	Z	X
X	1	X	1	0	X	Z
0	0	0	0	0	Z	Z
X	X	X	X	1	Z	Z
H = high level, L = low level, X = irrelevant, Z = high impedance (off)						



**FIGURE 21. PWR-82340 AND PWR-82342
MECHANICAL OUTLINE**

TABLE 4. PIN ASSIGNMENTS			
PIN	FUNCTION	PIN	FUNCTION
1	V _{SS}	18	GND
2	V _{OB}	17	V _{UB}
3	V _{CC}	16	V _{LB}
4	V _{SS}	15	V _{Sd}
5	V _{OA}	14	V _{UA}
6	V _{CC}	13	V _{LA}
7	GND	12	V _{LPI}
8	V _b	11	V _{LPO}
9	V _Z	10	N/C

Note: Pins 3 and 6 are internally connected;
Pins 7 and 18 are internally connected.

NOTES

ORDERING INFORMATION

PWR-8234X -X X 0

Reliability Grade:

- 0 = Standard DDC Procedures.
- 1 = Military processing available.
- 2 = Military processing available without QCI testing.

Temperature Range:

- 1 = -55 to +125°C
- 3 = 0 to +70°C

Rating:

- 0 = 200 V using MOSFETs
- 2 = 500 V using IGBTs

The information provided in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7420

Headquarters - Tel: (631) 567-5600 ext. 7420, Fax: (631) 567-7358

Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610

West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988

Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264

Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689

World Wide Web - <http://www.ddc-web.com>



ILC DATA DEVICE CORPORATION
REGISTERED TO ISO 9001
FILE NO. A5976