Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

DATA SHEET



MOS INTEGRATED CIRCUIT Phase-out/Discontinued

μ PD160903

384/402-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALES)

DESCRIPTION

The μ PD160903 is a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 262,144 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as Vss2 + 0.1 V to VDD2 - 0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a clock frequency of 45 MHz when driving at 2.7 V.

FEATURES

- · CMOS level input
- 384/402 outputs
- . Input of 6 bits (gray-scale data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Logic power supply voltage (VDD1): 2.7 to 3.6 V
- Driver power supply voltage (V_{DD2}): 5.5 V \pm 0.275 V
- High-speed data transfer: fclk = 45 MHz (internal data transfer speed when operating at Vbb1 = 2.7 V)
- Output dynamic range: Vss2 + 0.1 V to Vdd2 0.1 V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Display data inversion function (POL21, POL22)
- Single-side mounting is possible (incorporation of slim TCP)


ORDERING INFORMATION

Part Number Package μ PD160903N-xxx TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (µPD160903N-xxx) (Copper Foil Surface, Face-up)



Remark This figure does not specify the TCP package.



4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	I/O	Description
S ₁ to S ₄₀₂	Driver output	0	The D/A converted 64-gray-scale analog voltage is output.
Osel	Selection number of	ı	Osel:= H or open: 384 outputs (Output pinsS193 through S210 are invalid)
	outputs switching		Osei: = L: 402 outputs
			Pulled up internally in the LSI.
D ₀₀ to D ₀₅	Display data	ı	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6
D ₁₀ to D ₁₅			dots (2 pixels).
D ₂₀ to D ₂₅			Dxo: LSB, Dxs: MSB
D ₃₀ to D ₃₅			
D ₄₀ to D ₄₅			
D ₅₀ to D ₅₅			
R,/L	Shift direction control	I	Refers to the shift direction control. The shift directions of the shift registers are as follows.
			R,/L = H (right shift): STHR (input), $S_1 \rightarrow S_{402}$, STHL (output)
			R,/L = L (left shift) : STHL (input), $S_{402} \rightarrow S_1$, STHR (output)
STHR	Right shift start pulse	I/O	These refer to the start pulse I/O pins when driver ICs are connected in cascade.
			Fetching of display data starts when H is read at the rising edge of CLK.
			R,/L = H (right shift): STHR input, STHL output
STHL	Left shift start pulse	I/O	R,/L = L (left shift): STHL input, STHR output
	·		A high level should be input as the pulse of one cycle of the clock signal.
			If the start pulse input is more than 2CLK, the first 1CLK of the high-level input is
01.14	01:6		valid.
CLK	Shift clock	I	Refers to the shift register's shift clock input. The display data is incorporated into
			the data register at the rising edge. At the rising edge of the 67th clock (64th clock
			in 384 outputs mode) after the start pulse input, the start pulse output reaches the
			high level, thus becoming the start pulse of the next-level driver. If 69th clock (66th
			clock in 384 mode) pulses are input after input of the start pulse, input of display
			data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch	Input	The contents of the data register are transferred to the latch circuit at the rising edge.
315	Laton	input	And, at the falling edge, the gray scale voltage is supplied to the driver after 4CLK.
			It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity	ı	POL = L: The S_{2n-1} output uses V_0 to V_4 as the reference supply. The S_{2n} output
. 02	1 oldiny	•	uses V_5 to V_9 as the reference supply.
			POL = H: The S_{2n-1} output uses V_5 to V_9 as the reference supply. The S_{2n} output
			uses V_0 to V_4 as the reference supply.
			S _{2n-1} indicates the odd output: and S _{2n} indicates the even output. Input of the POL
			signal is allowed the setup time (tpol-stb) with respect to STB's rising edge.
POL21,	Data inversion	ı	Data inversion can invert when display data is loaded.
POL22			POL21: Invert/not invert of display data Doo to Dos, D10 to D15, D20 to D25.
			POL22: Invert/not invert of display data D ₃₀ to D ₃₅ , D ₄₀ to D ₄₅ , D ₅₀ to D ₅₅ .
			POL21, POL22 = H: Display data is inverted.
			POL21, POL22 = L : Display data is not inverted.
TEST	Test	ı	Normally, TEST = H or open.
			This pin is pulled up to the VDD1 power supply inside the IC
V ₀ to V ₉	γ -corrected power	_	Input the γ -corrected power supplies from outside by using operational amplifier.
	supplies		Make sure to maintain the following relationships. During the gray scale voltage
			output, be sure to keep the gray scale level power supply at a constant level.
			$V_{DD2} - 0.1 \text{ V} \ge V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 \text{ V}_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_{SS2} + 0.1 \text{ V}_{DD2} > V_8 > V_9 \ge V_9 \ge V_8 > V_9 \ge V_9 \ge V_8 > V_9 \ge $



(2/2)

Pin Symbol	Pin Name	I/O	Description
V _{DD1}	Logic power supply	-	2.7 to 3.6 V
V _{DD2}	Driver power supply	-	5.5 V ± 0.275 V
Vss1	Logic ground	-	Grounding
Vss2	Driver ground	_	Grounding

- Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₉ in that order. Reverse this sequence to shut.
 - 2. To stabilize the supply voltage, please be sure to insert a 0.1 μ F bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μ F is also recommended between the γ -corrected power supply terminals (V₀, V₁, V₂,....., V₉) and V_{SS2}.



5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The μ PD160903 incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r0 to r62) are designed so that the ratio of LCD panel γ -compensated voltages to V₀' to V₆₃' and V₀" to V₆₃" is almost equivalent. For the 2 sets of five γ -compensated power supplies, V₀ to V₄ and V₅ to V₉, respectively, input gray scale voltages of the same polarity with respect to the common voltage.

Figure 5–1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships as follows:

 $V_{DD2} - 0.1 \ V \geq V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 \ V_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.1 \ V_{SS2} + 0.1 \ V_{SS3} + 0.1 \ V_{SS3} + 0.1 \ V_{SS4} + 0.1 \ V_{SS5} + 0.$

Figures 5–2 and 5–3 indicates the relationship between the input data and output voltage and the resistance values of the resistor strings.




Figure 5–1. Relationship between Input Data and γ -corrected Power Supplies



Figure 5–2. Relationship between Input Data and Output Voltage

 $V_{\text{DD2}} - 0.1 \ V \geq V_0 > V_1 > V_2 > V_3 > V_4 > 0.5 \ V_{\text{DD2}}, \ POL21, \ POL22 = L$



Data	DX5	DX4	DX3	DX2	DX1	DX0		Output voltage
00H	0	0	0	0	0	0	V0'	V0
01H	0	0	0	0	0	1	V1'	V1+(V0-V1)× 7250 / 8050
02H	0	0	0	0	1	0	V2'	V1+(V0-V1)× 6500 / 8050
03H	0	0	0	0	1	1	V3'	V1+(V0-V1)× 5800 / 8050
04H	0	0	0	1	0	0	V4'	V1+(V0-V1)× 5150 / 8050
05H	0	0	0	1	0	1	V5'	V1+(V0-V1)× 4550 / 8050
06H	0	0	0	1	1	0	V6'	V1+(V0-V1)× 4000 / 8050
07H	0	0	0	1	1	1	V7'	V1+(V0-V1)× 3450 / 8050
H80	0	0	1	0	0	0	V8'	V1+(V0-V1)× 2950 / 8050
09H	0	0	1	0	0	1	V9'	V1+(V0-V1)× 2450 / 8050
0AH	0	0	1	0	1	0	V10'	V1+(V0-V1)× 2050 / 8050
0BH	0	0	1	0	1	1	V11'	V1+(V0-V1)× 1650 / 8050
0CH	0	0	1	1	0	0	V12'	V1+(V0-V1)× 1300 / 8050
0DH	0	0	1	1	0	1	V13'	V1+(V0-V1)× 950 / 8050
0EH	0	0	1	1	1	0	V14'	V1+(V0-V1)× 600 / 8050
0FH	0	0	1	1	1	1	V15'	V1+(V0-V1)× 300 / 8050
10H	0	1	0	0	0	0	V16'	V1
11H	0	1	0	0	0	1	V17	V2+(V1-V2)× 2450 / 2750
12H	0	1	0	0	1	0	V18'	V2+(V1-V2)× 2200 / 2750
13H	0	1	0	0	1	1	V19'	V2+(V1-V2)× 1950 / 2750
14H	0	1	0	1	0	0	V20'	V2+(V1-V2)× 1700 / 2750
15H	0	1	0	1	0 1	1	V21'	V2+(V1-V2)x 1500 / 2750
16H 17H	0	1	0	1	1	0 1	V22' V23'	V2+(V1-V2)× 1300 / 2750 V2+(V1-V2)× 1100 / 2750
18H	0	1	1	0	0	0	V23 V24'	V2+(V1-V2)× 1100 / 2750 V2+(V1-V2)× 950 / 2750
19H	0	1	1	0	0	1	V25'	V2+(V1-V2)× 800 / 2750
1AH	0	1	1	0	1	0	V25'	V2+(V1-V2)x 650 / 2750
1BH	0	1	1	0	1	1	V27'	V2+(V1-V2)× 500 / 2750
1CH	0	1	1	1	0	0	V28'	V2+(V1-V2)× 400 / 2750
1DH	0	1	1	1	0	1	V29'	V2+(V1-V2)× 300 / 2750
1EH	0	1	1	1	1	0	V30'	V2+(V1-V2)× 200 / 2750
1FH	0	1	1	1	1	1	V31'	V2+(V1-V2)× 100 / 2750
20H	1	0	0	0	0	0	V32'	V2
21H	1	0	0	0	0	1	V33'	V3+(V2-V3)× 1500 / 1600
22H	1	0	0	0	1	0	V34'	V3+(V2-V3)× 1400 / 1600
23H	1	0	0	0	1	1	V35'	V3+(V2-V3)× 1300 / 1600
24H	1	0	0	1	0	0	V36'	V3+(V2-V3)× 1200 / 1600
25H	1	0	0	1	0	1	V37'	V3+(V2-V3)× 1100 / 1600
26H	1	0	0	1	1	0	V38'	V3+(V2-V3)× 1000 / 1600
27H	1	0	0	1	1	1	V39'	V3+(V2-V3)× 900 / 1600
28H	1	0	1	0	0	0	V40'	V3+(V2-V3)× 800 / 1600
29H	1	0	1	0	0	1	V41'	V3+(V2-V3)× 700 / 1600
2AH	1	0	1	0	1	0	V42'	V3+(V2-V3)× 600 / 1600
2BH	1	0	1	0	1	1	V43'	V3+(V2-V3)× 500 / 1600
2CH	1	0	1	1	0	0	V44'	V3+(V2-V3)× 400 / 1600
2DH	1	0	1	1	0	1	V45'	V3+(V2-V3)× 300 / 1600
2EH	1	0	1	1	1	0	V46'	V3+(V2-V3)× 200 / 1600
2FH	1	0	1	1	1	1	V47'	V3+(V2-V3)× 100 / 1600
30H	1	1	0	0	0	0	V48'	V3
31H	1	1	0	0	0	1	V49'	V4+(V3-V4)× 3350 / 3450
32H	1	1	0	0	1	0	V50'	V4+(V3-V4)× 3250 / 3450
33H	1	1	0	0	1	1	V51'	V4+(V3-V4)× 3150 / 3450
34H	1	1	0	1	0	0	V52'	V4+(V3-V4)× 3050 / 3450
35H 36H	1	1	0	1	0	0	V53'	V4+(V3-V4)× 2950 / 3450
	1	1	0	1	1	1	V54' V55'	V4+(V3-V4)× 2800 / 3450
37H	1	1	1					V4+(V3-V4)× 2650 / 3450
38H 39H	1	1	1	0	0	0 1	V56' V57'	V4+(V3-V4)× 2500 / 3450
39H 3AH	1	1	1	0	1	0	V57'	V4+(V3-V4)× 2300 / 3450 V4+(V3-V4)× 2100 / 3450
3BH	1	1	1	0	1	1	V58'	V4+(V3-V4)× 2100 / 3450 V4+(V3-V4)× 1850 / 3450
3СН	1	1	1	1	0	0	V60'	V4+(V3-V4)× 1600 / 3450
3DH	1	1	1	1	0	1	V60'	V4+(V3-V4)× 1800 / 3450 V4+(V3-V4)× 1300 / 3450
3EH	1	1	1	1	1	0	V61'	V4+(V3-V4)x 1300 / 3450
3EH							V02	···(*****/* 000 / 3430

rn	Resitance ratio
r0	800
r1	750
r2	700
r3	650
r4	600
r5	550
r6	550
r7	500
r8	500
r9	400
r10	400
r11	350
r12	350
r13	350
r14	300
r15	300
r16	300
r17	250
r18	250
r19	250
r20	200
r21	200
r22	200
r23	150
r24	150
	150
r25	
r26	150
r27	100
r28	100
r29	100
r30	100
r31	100
r32	100
r33	100
r34	100
r35	100
r36	100
r37	100
r38	100
r39	100
r40	100
r41	100
r42	100
r43	100
r44	100
r45	100
r46	100
r47	100
r48	100
r49	100
r50	100
	100
r51	100
r52	100
r52 r53	150
r52 r53 r54	150 150
r52 r53	150
r52 r53 r54	150 150
r52 r53 r54 r55	150 150 150
r52 r53 r54 r55 r56 r57	150 150 150 200
r52 r53 r54 r55 r56	150 150 150 200 200 250
r52 r53 r54 r55 r56 r57 r58 r59	150 150 150 200 200 250 250
r52 r53 r54 r55 r56 r57 r58	150 150 150 200 200 250

Caution There is no connection between V_4 and V_5 terminal in the chip.



Figure 5–3. Relationship between Input Data and Output Voltage $0.5~V_{DD2} > V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.1~V,~POL21,~POL22 = L$

Data DX5 DX4 DX3 DX2 DX1 DX0 Output	× 800 / 8050 × 1550 / 8050 × 2250 / 8050 × 2990 / 8050 × 3500 / 8050 × 4050 / 8050 × 4600 / 8050 × 5100 / 8050 × 6000 / 8050 × 6000 / 8050 × 6400 / 8050 × 6400 / 8050 × 6750 / 8050 × 7100 / 8050	rn r0 r1 r2 r3 r4 r5 r6 r7 r8 r9	Resistance ratio 800 750 7700 650 600 550 550 500 400
r62 O1H O O O O O O O O O	x 1550 / 8050 x 2250 / 8050 x 2900 / 8050 x 3500 / 8050 x 4050 / 8050 x 4600 / 8050 x 5100 / 8050 x 5600 / 8050 x 6400 / 8050 x 6400 / 8050 x 6750 / 8050 x 7100 / 8050	r1 r2 r3 r4 r5 r6 r7 r8 r9	750 700 650 600 550 550 500 500 400
r61 V62" O2H O3H O O O O O O O V61" V61" V61" V60" V60" V60" O6H O O O O O O O O O O O O O	x 1550 / 8050 x 2250 / 8050 x 2900 / 8050 x 3500 / 8050 x 4050 / 8050 x 4600 / 8050 x 5100 / 8050 x 5600 / 8050 x 6400 / 8050 x 6400 / 8050 x 6750 / 8050 x 7100 / 8050	r2 r3 r4 r5 r6 r7 r8 r9 r10	700 650 600 550 550 500 500
761	x 2250 / 8050 x 2900 / 8050 x 3500 / 8050 x 3500 / 8050 x 4050 / 8050 x 4600 / 8050 x 5100 / 8050 x 6600 / 8050 x 6400 / 8050 x 6750 / 8050 x 7100 / 8050	r3 r4 r5 r6 r7 r8 r9	650 600 550 550 500 500 400
r60 r59 V61" O4H O O O O O O O O O O O O O O	x 2900 / 8050 x 3500 / 8050 x 4050 / 8050 x 4600 / 8050 x 5100 / 8050 x 5600 / 8050 x 6000 / 8050 x 6400 / 8050 x 6750 / 8050 x 7100 / 8050	r4 r5 r6 r7 r8 r9	550 550 550 500 500 400
r60 r59 V61 V62 O5H O 0 O 0 O 1 O 1 V5" V9+(V8-V9) V9+(V8-V9) O7H O 0 0 O 1 O 1 O 0 O V8" V9+(V8-V9) O8H O 0 1 O 0 O 1 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0 O 0	x 3500 / 8050 x 4050 / 8050 x 4600 / 8050 x 5100 / 8050 x 5600 / 8050 x 6000 / 8050 x 6750 / 8050 x 7100 / 8050	r5 r6 r7 r8 r9	550 550 500 500 400
759 V60" O6H O O O O O O O O O O O O O O O O O O	x 4050 / 8050 x 4600 / 8050 x 5100 / 8050 x 5600 / 8050 x 6000 / 8050 x 6400 / 8050 x 6750 / 8050 x 7100 / 8050	r6 r7 r8 r9 r10	550 500 500 400
759 07H 0 0 0 0 1 1 1 1 1 V7" V9+(V8-V9)2 08H 0 0 1 0 0 1 V9" V9+(V8-V9)3 09H 0 0 1 0 0 1 V9" V9+(V8-V9)3 0AH 0 0 1 0 1 0 V10" V9+(V8-V9)3 0BH 0 0 1 0 1 0 V10" V9+(V8-V9)3 0CH 0 0 1 1 0 0 V12" V9+(V8-V9)3 0CH 0 0 1 1 0 0 V12" V9+(V8-V9)3 0DH 0 0 1 1 0 1 V13" V9+(V8-V9)3	x 5100 / 8050 x 5600 / 8050 x 6000 / 8050 x 6400 / 8050 x 6750 / 8050 x 7100 / 8050	r8 r9 r10	500 500 400
08H 0 0 1 0 0 0 V8" V9+(V8-V9): 09H 0 0 1 0 0 1 V9" V9+(V8-V9): 0AH 0 0 1 0 1 0 V10" V9+(V8-V9): 0BH 0 0 1 0 1 1 V11" V9+(V8-V9): 0CH 0 0 1 1 0 0 V12" V9+(V8-V9): 0DH 0 0 1 1 0 0 V12" V9+(V8-V9):	× 5600 / 8050 × 6000 / 8050 × 6400 / 8050 × 6750 / 8050 × 7100 / 8050	r9 r10	400
OAH 0 0 1 0 1 0 V10" V9+(V8-V9); OBH 0 0 1 0 1 1 V11" V9+(V8-V9); OCH 0 0 1 1 0 0 V12" V9+(V8-V9); OCH 0 0 1 1 0 1 V13" V9+(V8-V9);	× 6000 / 8050 × 6400 / 8050 × 6750 / 8050 × 7100 / 8050	r10	
0BH 0 0 1 0 1 1 V11" V9+(V8-V9); 0CH 0 0 1 1 0 0 V12" V9+(V8-V9); 0DH 0 0 1 1 0 1 V13" V9+(V8-V9);	× 6400 / 8050 × 6750 / 8050 × 7100 / 8050		
0CH 0 0 1 1 0 0 V12" V9+(V8-V9) 0DH 0 0 1 1 0 1 V13" V9+(V8-V9)	× 6750 / 8050 × 7100 / 8050		400
0DH 0 0 1 1 0 1 V13" V9+(V8-V9)	× 7100 / 8050	r11	350
		r12	350
		r13	350
		r14	300
r49 T	× 7750 8050	r15	300
V 10H 0 1 0 0 0 10 V8		r16	300
r47 11H 0 1 0 0 1 V17 V8+(V7-V8)		r17	250
12H 0 1 0 0 1 0 V18" V8+(V7-V8)		r18	250
r46		r19	250
14H 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		r20	200
15H 0 1 0 1 0 1 V21" V8+(V7-V8):		r21	200
16H 0 1 0 1 1 0 V22" V8+(V7-V8):		r22	200
17H 0 1 0 1 1 1 V23" V8+(V7-V8): 18H 0 1 1 0 0 0 V24" V8+(V7-V8):		r23 r24	150 150
19H 0 1 1 0 0 1 V24 V6+(V7-V6)		r25	150
19H 0 1 1 0 1 0 V26" V8+(V7-V8)		r26	150
1BH 0 1 1 0 1 1 V27" V8+(V7-V8)		r27	100
1CH 0 1 1 1 0 0 V28" V8+(V7-V8)		r28	100
1DH 0 1 1 1 0 1 V29" V8+(V7-V8);		r29	100
1EH 0 1 1 1 0 V30" V8+(V7-V8)		r30	100
1FH 0 1 1 1 1 V31" V8+(V7-V8);		r31	100
20H 1 0 0 0 0 V32" V7		r32	100
21H 1 0 0 0 0 1 V33" V7+(V6-V7);	× 100 / 1600	r33	100
22H 1 0 0 0 1 0 V34" V7+(V6-V7)	× 200 / 1600	r34	100
23H 1 0 0 0 1 1 V35" V7+(V6-V7)	× 300 / 1600	r35	100
24H 1 0 0 1 0 0 V36" V7+(V6-V7)	× 400 / 1600	r36	100
25H 1 0 0 1 0 1 V37" V7+(V6-V7)	× 500 / 1600	r37	100
26H 1 0 0 1 1 0 V38" V7+(V6-V7)	× 600 / 1600	r38	100
2/H 1 0 0 1 1 1 V39" V7+(V6-V7)		r39	100
260 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		r40	100
V(c" 29H 1 0 1 0 0 1 V41 V7+(V6-V7)		r41	100
ZAH 1 0 1 0 1 0 V42 V7+(V6-V7)		r42	100
V/-" ZBH 1 0 1 0 1 1 V43 V/+(V0-V7)		r43	100
2CH 1 0 1 1 0 0 V44 V7+(V6-V7)		r44	100
2511 1 0 1 1 0 1 145 17+(10-17)		r45	100
2EH 1 0 1 1 1 0 V46" V7+(V6-V7): 2FH 1 0 1 1 1 1 V47" V7+(V6-V7):		r46 r47	100 100
2FH 1 0 1 1 1 1 V47" V7+(V6-V7)	× 1500 / 1600	r48	100
30H 1 1 0 0 0 0 V48 V6 31H 1 1 0 0 0 1 V49" V6+(V5-V6)	× 100 / 3450	r49	100
32H 1 1 0 0 1 0 V50" V6+(V5-V6)		r50	100
33H 1 1 0 0 1 1 V51" V6+(V5-V6)		r51	100
34H 1 1 0 1 0 0 V52" V6+(V5-V6)		r52	100
r2 35H 1 1 0 1 0 1 V53" V6+(V5-V6)		r53	150
26H 4 4 0 4 4 0 VEA! VG: (VE VG)		r54	150
V2 37H 1 1 0 1 1 1 1 V55" V6±V/5-V61		r55	150
r1		r56	200
30H 1 1 1 0 0 1 1 1/57" 1/6+(1/5-1/6)		r57	200
10		r58	250
V ₉ 3BH 1 1 1 0 1 1 V59" V6+(V5-V6) ₃		r59	250
3CH 1 1 1 1 0 0 V60" V6+(V5-V6)	× 1850 / 3450	r60	300
3DH 1 1 1 1 0 1 V61" V6+(V5-V6)	× 2150 / 3450	r61	500
3EH 1 1 1 1 1 0 V62" V6+(V5-V6):	× 2650 / 3450	r62	800
3FH 1 1 1 1 1 V63" V5		·	

Caution There is no connection between V4 and V5 terminal in the chip.



6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits x 2 RGBs (6 dots) Input width : 36 bits (2-pixel data)

(1) $R_{1}/L = H$ (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	 S ₄₀₁	S ₄₀₂
Data	Doo to Dos	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	 D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

(2) R,/L = L (Left shift)

Output	S ₁	S ₂	S3	S4	 S ₄₀₁	S ₄₀₂
Data	Doo to Dos	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	 D ₄₀ to D ₄₅	D50 to D55


POL	S _{2n-1} Note	Note S _{2n}
L	Vo to V4	V ₅ to V ₉
Н	V ₅ to V ₉	Vo to V4

Note S_{2n-1} (Odd output), S_{2n} (Even output), $n = 1, 2, \dots 201$

7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

The gray-scale voltage is output 4 clocks after the start of D/A conversion in the LSI, in synchronization with the rising edge of STB.

During this 4-clock period, Hi-Z is output.





8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	ogic Part Supply Voltage VDD1 -0.5 to +		V
Driver Part Supply Voltage	V _{DD2}	-0.5 to +10.0	V
Logic Part Input Voltage	VI1	-0.5 to V _{DD1} + 0.5	V
Driver Part Input Voltage	V _{I2}	-0.5 to V _{DD2} + 0.5	V
Logic Part Output Voltage	V ₀₁	-0.5 to V _{DD1} + 0.5	V
Driver Part Output Voltage	V _{O2}	-0.5 to V _{DD2} + 0.5	V
Operating Ambient Temperature	TA	−20 to +75	°C
Storage Temperature	T _{stg}	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range (TA = -20 to +75°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V _{DD1}		2.7	3.3	3.6	V
Driver Part Supply Voltage	V _{DD2}		5.225	5.5	5.775	V
High-Level Input Voltage	VIH		0.7 V _{DD1}		V _{DD1}	V
Low-Level Input Voltage	VIL		0		0.3 V _{DD1}	V
γ -Corrected Voltage	Vo to V4		0.5 V _{DD2}		V _{DD2} -0.1	V
	V ₅ to V ₉		0.1		0.5 V _{DD2}	V
Driver Part Output Voltage	Vo		0.1		V _{DD2} -0.1	V
Clock Frequency	fclk				45	MHz



Electrical Characteristics (TA = -20 to +75°C, VDD1 = 2.7 to 3.6 V, VDD2 = 5.5 V \pm 0.275 V, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Cor	ndition	MIN.	TYP.	MAX.	Unit
Input Leak Current	lıL				±1.0	μΑ	
High-Level Output Voltage	Vон	STHR (STHL), Ion =	V _{DD1} – 0.1			V	
Low-Level Output Voltage	Vol	STHR (STHL), lol =	0 mA			0.1	V
γ-Corrected Resistance	Rγ	V _{DD2} = 5.5 V		6.0	12.0	18.0	kΩ
		V_0 to $V_4 = V_5$ to $V_9 =$					
Driver Output Current	Іvон	$V_{DD2} = 5.5 \text{ V}, \text{ Vx} = 5.$		-150	-70	μΑ	
	Ivol	$V_{DD2} = 5.5 \text{ V}, V_{X} = 0.5 \text{ V}, V_{OUT} = 1.0 \text{ V}$ Note1		70	250		μΑ
Output Voltage Deviation	ΔVο	T _A = 25°C, Vss ₂ + 1.0			±5	±20	mV
Output Swing Difference	ΔV_{P-P1}	V _{DD1} = 3.3 V	Vоит = 1.2 to 4.3 V		±3	±15	mV
Deviation	ΔV _{P-P2}	V _{DD2} = 5.5 V	Vout = 0.8 to 4.7 V		±7	±20	mV
	ΔV _{P-P3}	T _A = 25°C	Vout = 0.1 to 5.4 V		±15	±30	mV
Logic Part Dynamic Current	I _{DD1}	V _{DD1}			1.0	6.0	mA
Consumption Note2,3,4							
Driver Part Dynamic Current Consumption Note2,4	I _{DD2}	V _{DD2} , with no load			3.7	7.0	mA

Notes 1. Vx refers to the output voltage of analog output pins S1 to S402.


Vout refers to the voltage applied to analog output pins S1 to S402.

- **2.** fstb = 48 kHz. fclk = 32.5 MHz
- **3.** The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
- **4.** Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (8 units).

Switching Characteristics (TA = -20 to +75°C, VDD1 = 2.7 to 3.6 V, VDD2 = 5.5 V \pm 0.275 V, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t PLH1	C _L = 15 pF		9	18	ns
Driver Output Delay Time	t _{PLH2} Note	$C_L = 150 \text{ pF}, R_L = 4.7 \text{ k}\Omega$		3.8	5.0	μs
	t _{PLH3} Note			5.4	8.5	μs
	t _{PHL2} Note			3.3	5.0	μs
	t _{PHL3} Note			4.4	8.5	μs
Input Capacitance	C _{I1}	Logic input other than STHR (STHL) is		5	10	pF
		T _A = 25°C				
	C ₁₂	STHR (STHL),TA = 25°C		8	15	pF

Note tplh2 and tphl2 are the time until the voltage reached its target voltage $\pm 10\%$ from the falling edge of STB. tplh2 and tphl2 are the time until the voltage reached its target voltage ± 20 mV from the falling edge of STB.






Timing Requirements (TA = -20 to +75°C, VDD1 = 2.7 to 3.6 V, Vss1 = 0 V, tr = tr = 5.0 ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		22			ns
Clock Pulse High Period	PW _{CLK(H)}		4			ns
Clock Pulse Low Period	PW _{CLK(L)}		4			ns
Data Setup Time	tsetup1		4			ns
Data Hold Time	tHOLD1		2			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	tHOLD2		2			ns
POL21/22 Setup Time	tsetup3		2			ns
POL21/22 Hold Time	thold3		3			ns
STB Pulse Width	PWstB		4			CLK
Last Data Timing	t ldt		2			CLK
CLK-STB Time	tclk-stb	$CLK \uparrow \to STB \uparrow$	4			ns
STB-CLK Time	tsтв-clк	$STB \uparrow \to CLK \uparrow$	4			ns
Time Between STB and Start Pulse	t sтв-sтн	STB $\uparrow \rightarrow$ STHR(STHL) \uparrow	2			CLK
POL-STB Time	tpol-stb	POL \uparrow or $\downarrow \rightarrow$ STB \uparrow	6			ns
STB-POL Time	tstb-pol	$STB \downarrow \to POL \downarrow or \uparrow$	6			ns

Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 \text{ V}_{DD1}$, $V_{IL} = 0.3 \text{ V}_{DD1}$.

★ Switching Characteristic Waveform(R,/L= H)

Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 \text{ V}_{DD1}$, $V_{IL} = 0.3 \text{ V}_{DD1}$ (the clock and display data numbers are examples when the resolution is XGA).





9. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the μ PD160903.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

 μ PD160903N-xxx : TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds : pressure 100g
		(per solder)
	ACF	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm ² : time 3 to 5 sec.
	(Adhesive	Real bonding 165 to 180°C: pressure 25 to 45 kg/cm ² : time 30 to 40 sec.
	Conductive Film)	(When using the anisotropy conductive film SUMIZAC1003 of Sumitomo
		Bakelite,Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.



NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)
Quality Grades to NEC's Semiconductor Devices (C11531E)

- The information in this document is current as of June, 2001. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).