

FEATURES

- AD5544:** 16-bit resolution
INL of ± 1 LSB (B Grade)
- AD5554:** 14-bit resolution
INL of ± 0.5 LSB (B Grade)
- 2 mA full-scale current $\pm 20\%$, with $V_{REF} = \pm 10$ V
- 0.9 μ s settling time to $\pm 0.1\%$
- 12 MHz multiplying bandwidth
- Midscale glitch of -1 nV-sec
- Midscale or zero-scale reset
- 4 separate, 4-quadrant multiplying reference inputs
- SPI-compatible, 3-wire interface
- Double-buffered registers enable
- Simultaneous multichannel change
- Internal power-on reset
- Temperature range: -40°C to $+125^{\circ}\text{C}$
- Compact 28-lead SSOP and 32-lead LFCSP

APPLICATIONS

- Automatic test equipment
- Instrumentation
- Digitally controlled calibration

GENERAL DESCRIPTION

The AD5544/AD5554 quad, 16-/14-bit, current output, digital-to-analog converters (DACs) are designed to operate from a 2.7 V to 5.5 V supply range.

The applied external reference input voltage (V_{REFX}) determines the full-scale output current. Integrated feedback resistors (R_{FB}) provide temperature-tracking, full-scale voltage outputs when combined with an external I-to-V precision amplifier.

A double-buffered serial data interface offers high speed, 3-wire, SPI- and microcontroller-compatible inputs using serial data in (SDI), a chip select (CS), and clock (CLK) signals. In addition, a serial data out pin (SDO) allows for daisy-chaining when multiple packages are used. A common, level-sensitive, load DAC strobe (LDAC) input allows the simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to 0 at system turn-on. The MSB pin allows system reset assertion (\overline{RS}) to force all registers to zero code when MSB = 0 or to half-scale code when MSB = 1.

FUNCTIONAL BLOCK DIAGRAM





Figure 1.

The AD5544 is packaged in the compact 28-lead SSOP and 32-lead LFCSP. The AD5554 is packed in the compact 28-lead SSOP.

The EV-AD5544/45SDZ is available for evaluating DAC performance. For more information, see the UG-285 evaluation board user guide.


 Figure 2. AD5544 INL vs. Code Plot ($T_A = 25^{\circ}\text{C}$)

Rev. G

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2000–2013 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications.....	3
AD5544 Electrical Characteristics	3
AD5554 Electrical Characteristics	4
Timing Diagrams.....	6
Absolute Maximum Ratings.....	7
ESD Caution.....	7
Pin Configurations and Function Descriptions	8
Typical Performance Characteristics	10
Theory of Operation	13

REVISION HISTORY

5/13—Rev. F to Rev. G

Changes to General Description Section	1
Deleted Evaluation Board for the AD5544 Section and Figure 30 to Figure 35; Renumbered Sequentially	22
Updated Outline Dimensions	21
Changes to Ordering Guide	22

1/12—Rev. E to Rev. F

Changes to Figure 1	1
Added Figure 18; Renumbered Sequentially	11
Changes to Evaluation Board Schematics Section	22

6/11—Rev. D to Rev. E

Added 32-Lead LFCSP.....	Throughout
Changes to Table 1, Supply Characteristics Parameters	3
Changes to Table 2, Supply Characteristics Parameters	5
Added Figure 6, Renumbered Subsequent Figures, Changes to Table 4.....	7
Changed Applications Section to Applications Information Section, Added Reference Selection and Amplifier Selection Sections	19
Added Evaluation Board for the AD5544 Section	21
Updated Outline Dimensions	17
Changes to Ordering Guide	18

9/09—Rev. C to Rev. D

Changes to Features Section.....	1
Changes to Table 1	3
Changes to Table 2.....	4
Changes to Figure 12.....	9
Changes to Figure 19.....	10
Changes to Table 8 and Table 9.....	13
Changes to Ordering Guide	16

Digital-to-Analog Converter (DAC)	13
Serial Data Interface.....	15
Truth Tables.....	16
Power-On Reset	17
ESD Protection Circuits	17
Power Supply Sequence	17
Layout and Power Supply Bypassing	18
Grounding	18
Applications Information	19
Reference Selection	19
Amplifier Selection	19
Outline Dimensions	21
Ordering Guide	22

8/09—Rev. B to Rev. C

Change to Table 1	3
Change to Table 2	4

8/09—Rev. A to Rev. B

Changes to Features Section	1
Changes to Figure 2.....	1
Changes to Table 1	3
Changes to Table 2.....	4
Moved Timing Diagram	5
Added Figure 4; Renumbered Sequentially	5
Change to Table 3	6
Changes to Table 4.....	7
Changes to Typical Performance Characteristics Section	8
Changes to Figure 19.....	10
Moved Table 5, Table 6, and Table 7	12
Moved Truth Tables Section	13
Deleted Figure 27; Renumbered Sequentially	14
Updated Outline Dimensions.....	16
Changes to Ordering Guide	16

12/04—Rev. 0 to Rev. A

Updated Format.....	Universal
Change to Electrical Characteristics Tables.....	4
Change to Pin Description Table	10
Addition of Power Supply Sequence Section.....	19
Addition of Layout and Power Supply Bypassing Section	19
Addition of Grounding Section.....	19
Addition of Figure 32	19

4/00—Revision 0: Initial Version

SPECIFICATIONS

AD5544 ELECTRICAL CHARACTERISTICS

$V_{DD} = 2.7\text{ V}$ to 5.5 V , $V_{SS} = 0\text{ V}$, $I_{OUTX} = \text{virtual GND}$, $A_{GNDX} = 0\text{ V}$, $V_{REFA} = V_{REFB} = V_{REFC} = V_{REFD} = 10\text{ V}$, $T_A = \text{full operating temperature range of } -40^\circ\text{C to } +125^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Condition/Comments	Min	Typ	Max	Unit
STATIC PERFORMANCE ¹						
Resolution	N	1 LSB = $V_{REFX}/2^{16} = 153\ \mu\text{V}$ when $V_{REF} = 10\text{ V}$			16	Bits
Relative Accuracy	INL	AD5544BRSZ			± 1	LSB
		AD5544ARSZ			± 2	LSB
		AD5544BCPZ			± 1	LSB
		AD5544ACPZ-1			± 4	LSB
Differential Nonlinearity	DNL	AD5544BRSZ			± 1	LSB
		AD5544ARSZ			± 1.5	LSB
		AD5544BCPZ			± 1	LSB
		AD5544ACPZ-1			± 1	LSB
Output Leakage Current	I_{OUTX}	Data = 0x0000, $T_A = 25^\circ\text{C}$			10	nA
		Data = 0x0000, $T_A = 85^\circ\text{C}$			20	nA
Full-Scale Gain Error	G_{FSE}	Data = 0xFFFF		± 0.75	± 3	mV
Full-Scale Tempco ²	TCV_{FS}			1		ppm/ $^\circ\text{C}$
Feedback Resistor	R_{FBX}	$V_{DD} = 5\text{ V}$	4	6	8	k Ω
REFERENCE INPUT						
V_{REFX} Range	V_{REFX}		-15		+15	V
Input Resistance	R_{REFX}		4	6	8	k Ω
Input Resistance Match	R_{REFX}	Channel-to-channel		0.35		%
Input Capacitance ²	C_{REFX}			5		pF
ANALOG OUTPUT						
Output Current	I_{OUTX}	Data = 0xFFFF	1.25		2.5	mA
Output Capacitance ²	C_{OUTX}	Code dependent		35		pF
LOGIC INPUT AND OUTPUT						
Logic Input Low Voltage	V_{IL}				0.8	V
Logic Input High Voltage	V_{IH}		2.4			V
Input Leakage Current	I_{IL}				1	μA
Input Capacitance ²	C_{IL}				10	pF
Logic Output Low Voltage	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.4	V
Logic Output High Voltage	V_{OH}	$I_{OH} = 100\ \mu\text{A}$	4			V
INTERFACE TIMING ^{2, 3}						
Clock Width High	t_{CH}		25			ns
Clock Width Low	t_{CL}		25			ns
$\overline{\text{CS}}$ to Clock Setup	t_{CSS}		0			ns
Clock to $\overline{\text{CS}}$ Hold	t_{CSH}		25			ns
Clock to SDO Propagation Delay	t_{PD}		2		20	ns
Load DAC Pulse Width	t_{LDAC}		25			ns
Data Setup	t_{DS}		20			ns
Data Hold	t_{DH}		20			ns
Load Setup	t_{LDS}		5			ns
Load Hold	t_{LDH}		25			ns
SUPPLY CHARACTERISTICS						
Power Supply Range	$V_{DD\text{ RANGE}}$		2.7		5.5	V
Positive Supply Current	I_{DD}	Logic inputs = 0 V			5	μA
Negative Supply Current	I_{SS}	Logic inputs = 0 V, $V_{SS} = -5\text{ V}$		0.001	9	μA

Parameter	Symbol	Test Condition/Comments	Min	Typ	Max	Unit
Power Dissipation	P_{DISS}	Logic inputs = 0 V			1.25	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$			0.006	%/%
AC CHARACTERISTICS ⁴						
Output Voltage Settling Time	t_s	To $\pm 0.1\%$ of full scale, data = 0x0000 to 0xFFFF to 0x0000		0.9		μ s
Reference Multiplying Bandwidth (BW)	BW – 3 dB	$V_{REFX} = 5$ V p-p, data = 0xFFFF, $C_{FB} = 2.0$ pF,		12		MHz
DAC Glitch Impulse	Q	$V_{REFX} = 8$ V, data = 0x0000 to 0x8000 to 0x0000		–1		nV-sec
Feedthrough Error	V_{OUTX}/V_{REFX}	Data = 0x0000, $V_{REFX} = 100$ mV rms, $f = 100$ kHz		–65		dB
Crosstalk Error	V_{OUTA}/V_{REFB}	Data = 0x0000, $V_{REFB} = 100$ mV rms, adjacent channel, $f = 100$ kHz		–90		dB
Digital Feedthrough	Q	$\overline{CS} = 1$, $f_{CLK} = 1$ MHz		0.6		nV-sec
Total Harmonic Distortion	THD	$V_{REFX} = 5$ V p-p, data = 0xFFFF, $f = 1$ kHz		–98		dB
Output Spot Noise Voltage	e_n	$f = 1$ kHz, BW = 1 Hz		7		nV/ \sqrt{Hz}

¹ All static performance tests (except I_{OUTX}) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5544 R_{FB} terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C.

² These parameters are guaranteed by design and not subject to production testing.

³ All input control signals are specified with $t_r = t_f = 2.5$ ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

⁴ All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier.

AD5554 ELECTRICAL CHARACTERISTICS

$V_{DD} = 2.7$ V to 5.5 V, $V_{SS} = 0$ V, I_{OUTX} = virtual GND, $A_{GNDX} = 0$ V, $V_{REFA} = V_{REFB} = V_{REFC} = V_{REFD} = 10$ V, T_A = full operating temperature range of -40°C to $+125^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Condition/Comments	Min	Typ	Max	Unit
STATIC PERFORMANCE ¹						
Resolution	N	1 LSB = $V_{REFX}/2^{14} = 610$ μ V when $V_{REFX} = 10$ V			14	Bits
Relative Accuracy	INL				± 0.5	LSB
Differential Nonlinearity	DNL				± 1	LSB
Output Leakage Current	I_{OUTX}	Data = 0x0000, $T_A = 25^\circ\text{C}$ Data = 0x0000, $T_A = 85^\circ\text{C}$			10 20	nA nA
Full-Scale Gain Error	G_{FSE}	Data = 0x3FFF		± 2	± 10	mV
Full-Scale Tempco ²	TCV_{FS}			1		ppm/ $^\circ\text{C}$
Feedback Resistor	R_{FBX}	$V_{DD} = 5$ V	4	6	8	k Ω
REFERENCE INPUT						
V_{REFX} Range	V_{REFX}		–15		+15	V
Input Resistance	R_{REFX}		4	6	8	k Ω
Input Resistance Match	R_{REFX}	Channel-to-channel		1		%
Input Capacitance ²	C_{REFX}			5		pF
ANALOG OUTPUT						
Output Current	I_{OUTX}	Data = 0x3FFF	1.25		2.5	mA
Output Capacitance ²	C_{OUTX}	Code dependent		80		pF
LOGIC INPUT AND OUTPUT						
Logic Input Low Voltage	V_{IL}				0.8	V
Logic Input High Voltage	V_{IH}		2.4			V
Input Leakage Current	I_{IL}				1	μ A
Input Capacitance ²	C_{IL}				10	pF
Logic Output Low Voltage	V_{OL}	$I_{OL} = 1.6$ mA			0.4	V
Logic Output High Voltage	V_{OH}	$I_{OH} = 100$ μ A	4			V
INTERFACE TIMING ^{2, 3}						
Clock Width High	t_{CH}		25			ns
Clock Width Low	t_{CL}		25			ns
\overline{CS} to Clock Setup	t_{CSS}		0			ns
Clock to \overline{CS} Hold	t_{CSH}		25			ns

Parameter	Symbol	Test Condition/Comments	Min	Typ	Max	Unit
Clock to SDO Propagation Delay	t_{PD}		2		20	ns
Load DAC Pulse Width	t_{LDAC}		25			ns
Data Setup	t_{DS}		20			ns
Data Hold	t_{DH}		20			ns
Load Setup	t_{LDS}		5			ns
Load Hold	t_{LDH}		25			ns
SUPPLY CHARACTERISTICS						
Power Supply Range	$V_{DD\ RANGE}$		2.7		5.5	V
Positive Supply Current	I_{DD}	Logic inputs = 0 V			5	μA
Negative Supply Current	I_{SS}	Logic inputs = 0 V, $V_{SS} = -5 V$		0.001	9	μA
Power Dissipation	P_{DISS}	Logic inputs = 0 V			1.25	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$			0.006	%/%
AC CHARACTERISTICS⁴						
Output Voltage Settling Time	t_s	To $\pm 0.1\%$ of full scale, data = 0x0000 to 0x3FFF to 0x0000		0.9		μs
Reference Multiplying Bandwidth (BW)	BW – 3 dB	$V_{REFX} = 5 V$ p-p, data = 0xFFFF, $C_{FB} = 2.0 pF$		12		MHz
DAC Glitch Impulse	Q	$V_{REFX} = 8 V$, data = 0x0000 to 0x2000 to 0x0000		-1		nV-sec
Feedthrough Error	V_{OUTX}/V_{REFX}	Data = 0x0000, $V_{REFX} = 100 mV$ rms, $f = 100 kHz$		-65		dB
Crosstalk Error	V_{OUTA}/V_{REFB}	Data = 0x0000, $V_{REFB} = 100 mV$ rms, adjacent channel, $f = 100 kHz$		-90		dB
Digital Feedthrough	Q	$\overline{CS} = 1$, $f_{CLK} = 1 MHz$		0.6		nV-sec
Total Harmonic Distortion	THD	$V_{REFX} = 5 V$ p-p, data = 0x3FFF, $f = 1 kHz$		-98		dB
Output Spot Noise Voltage	e_n	$f = 1 kHz$, BW = 1 Hz		7		nV/\sqrt{Hz}

¹ All static performance tests (except I_{OUT}) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5554 R_{FB} terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C.

² These parameters are guaranteed by design and not subject to production testing.

³ All input control signals are specified with $t_r = t_f = 2.5 ns$ (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

⁴ All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier.

TIMING DIAGRAMS




Figure 3. AD5544 Timing Diagram

00943-004




Figure 4. AD5554 Timing Diagram

00943-005

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
V _{DD} to GND	−0.3 V, +8 V
V _{SS} to GND	+0.3 V, −7 V
V _{REFX} to GND	−18 V, +18 V
Logic Input and Output to GND	−0.3 V, +8 V
V(I _{OUTX}) to GND	−0.3 V, V _{DD} + 0.3 V
A _{GNDX} to DGND	−0.3 V, +0.3 V
Input Current to Any Pin Except Supplies	±50 mA
Package Power Dissipation	(T _J max − T _A)/θ _{JA}
Thermal Resistance	θ _{JA}
28-Lead SSOP	100°C/W
32-Lead LFCSP	32.5°C/W
Maximum Junction Temperature (T _J Max)	150°C
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature	
Vapor Phase, 60 Sec	215°C
Infrared, 15 Sec	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 5. TSSOP Pin Configuration



- NOTES
 1. NC = NO CONNECT.
 2. CONNECT EXPOSED PAD TO AGND.

Figure 6. LFCSP Pin Configuration

Table 4. Pin Function Descriptions

TSSOP Pin No.	LFCSP Pin No.	Mnemonic	Description
1	1	AGNDA	DAC A Analog Ground.
2	2	IOUTA	DAC A Current Output.
3	3	VREFA	DAC A Reference Voltage Input Terminal. Establishes DAC A full-scale output voltage. This pin can be tied to the V _{DD} pin.
4	4	RFB A	Establish the voltage output for DAC A by connecting to an external amplifier output.
5	5	MSB	MSB Bit. Set pin during a reset pulse (\overline{RS}) or at system power-on if tied to ground or V _{DD} .
6	6	\overline{RS}	Reset Pin, Active Low Input. Input registers and DAC registers are set to all 0s or half-scale code (0x8000 for the AD5544 and 0x2000 for the AD5554), determined by the voltage on the MSB pin. Register data = 0x0000 when MSB = 0.
7	7	V _{DD}	Positive Power Supply Input. Specified range of operation: 5 V ± 10%.
8	8	\overline{CS}	Chip Select, Active Low Input. Disables shift register loading when high. Transfers serial register data to the input register when \overline{CS} /LDAC returns high. Does not affect LDAC operation.
9	9	CLK	Clock Input. Positive edge clocks data into the shift register.
10	10	SDI	Serial Data Input. Input data loads directly into the shift register.
11	11	RFB B	Establish the voltage output for DAC B by connecting to an external amplifier output.
12	12	VREF B	DAC B Reference Voltage Input Terminal. Establishes DAC B full-scale output voltage. This pin can be tied to the V _{DD} pin.
13	13	IOUT B	DAC B Current Output.
14	14	AGNDB	DAC B Analog Ground.
15	15	AGNDC	DAC C Analog Ground.
16	16	IOUT C	DAC C Current Output.
17	17	VREF C	DAC C Reference Voltage Input Terminal. Establishes DAC C full-scale output voltage. This pin can be tied to the V _{DD} pin.
18	18	RFB C	Establish the voltage output for DAC C by connecting to an external amplifier output.
19	19	NC	No Connect. Leave the pin unconnected.
20	20	SDO	Serial Data Output. Input data loads directly into the shift register. Data appears at SDO at 19 clock pulses for the AD5544 and 17 clock pulses for the AD5554 after input at the SDI pin.
21	21	\overline{LDAC}	Load DAC Register Strobe, Level Sensitive Active Low. Transfers all input register data to DAC registers. Asynchronous active low input. See Table 8 and Table 9 for operation.
22	22	AGNDF	High Current Analog Force Ground.
23	23	V _{SS}	Negative Bias Power Supply Input. Specified range of operation: -5.5 V to +0.3 V.
24	24	DGND	Digital Ground Pin.
25	25	RFB D	Establish the voltage output for DAC D by connecting to an external amplifier output.

TSSOP Pin No.	LFCSP Pin No.	Mnemonic	Description
26	26	V _{REFD}	DAC D Reference Voltage Input Terminal. Establishes DAC D full-scale output voltage. This pin can be tied to the V _{DD} pin.
27	27	I _{OUTD}	DAC D Current Output.
28	28	A _{GND} D	DAC D Analog Ground.
N/A	29	NC	Do not connect.
N/A	30	NC	Do not connect.
N/A	31	NC	Do not connect.
N/A	32	NC	Do not connect.
N/A	33	EPAD	Connect the exposed pad to AGNDx.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. AD5544 DNL vs. Code, $T_A = 25^\circ\text{C}$




Figure 10. AD5544 Integral Nonlinearity Error vs. Op Amp Offset




Figure 8. AD5554 INL vs. Code, $T_A = 25^\circ\text{C}$




Figure 11. AD5544 Differential Nonlinearity Error vs. Op Amp Offset




Figure 9. AD5554 DNL vs. Code, $T_A = 25^\circ\text{C}$




Figure 12. AD5544 Gain Error vs. Op Amp Offset




Figure 13. AD5544 Midscale Transition




Figure 16. AD5544 Power Supply Current vs. Clock Frequency




Figure 14. AD5544 Large Signal Settling Time




Figure 17. AD5544/AD5554 Power Supply Rejection vs. Frequency




Figure 15. AD5544 Small Signal Settling Time




Figure 18. AD5544/AD5554 Analog THD




Figure 19. AD5544/AD5554 Power Supply Current vs. Logic Input Voltage

THEORY OF OPERATION

The AD5544 and the AD5554 contain four 16-bit and 14-bit, current output DACs, respectively. Each DAC has its own independent multiplying reference input. Both the AD5544 and the AD5554 use a 3-wire, SPI-compatible serial data interface, with a configurable asynchronous RS pin for half-scale (MSB = 1) or zero-scale (MSB = 0) preset. In addition, an LDAC strobe enables 4-channel, simultaneous updates for hardware synchronized output voltage changes.

DIGITAL-TO-ANALOG CONVERTER (DAC)


Each part contains four current-steering R-R ladder DACs. Figure 20 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The R_{FBX} pin connects to the output of the external amplifier. The I_{OUTX} terminal connects to the inverting input of the external amplifier. The A_{GNDX} pin should be Kelvin-connected to the load point, requiring full 16-bit accuracy. These DACs are designed to operate with both negative and positive reference voltage.

The V_{DD} power pin is used only by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal 5 kΩ feedback resistor. If users attempt to measure the value of R_{FB}, power must be applied to V_{DD} to achieve continuity. An additional V_{SS} bias pin is used to guard the substrate during high temperature applications, minimizing zero-scale leakage currents that double every 10°C. The DAC output voltage is determined by V_{REF} and the digital data (D) in the following equations:

$$V_{OUT} = -V_{REF} \times \frac{D}{65,536} \quad (\text{for the AD5544}) \quad (1)$$

$$V_{OUT} = -V_{REF} \times \frac{D}{16,384} \quad (\text{for the AD5554}) \quad (2)$$

Note that the output polarity is opposite the V_{REF} polarity for dc reference voltages.



DIGITAL INTERFACE CONNECTIONS OMITTED FOR CLARITY. SWITCHES S1 AND S2 ARE CLOSED, AND V_{DD} MUST BE POWERED.

Figure 20. Typical Equivalent DAC Channel

These DACs are also designed to accommodate ac reference input signals. Both the AD5544 and the AD5554 accommodate input reference voltages in the range of -15 V to +15 V. The reference voltage inputs exhibit a constant nominal input resistance of 5 kΩ ± 30%. On the other hand, the I_{OUTA}, I_{OUTB}, I_{OUTC}, and I_{OUTD} DAC outputs are code dependent and produce various output resistances and capacitances. The choice of external amplifier should take into account the variation in impedance generated by the AD5544/AD5554 on the inverting input node of the amplifier. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. For multiplying mode applications, an external feedback compensation capacitor, C_{FB}, may be needed to provide a critically damped output response for step changes in reference input voltages. Figure 21 shows the gain vs. frequency performance at various attenuation settings using a 23 pF external feedback capacitor connected across the I_{OUTX} and R_{FBX} terminals for the AD5544 and the AD5554, respectively. To maintain good analog performance, power supply bypassing of 0.01 μF, in parallel with 1 μF, is recommended. Under these conditions, a clean power supply with low ripple voltage capability should be used. Switching power supplies is usually not suitable for this application due to the higher ripple voltage and PSS frequency-dependent characteristics. It is best to derive the supply of the AD5544/AD5554 from system analog supply voltages. Do not use the digital supply (see Figure 22).




Figure 21. AD5554 Reference Multiplying Bandwidth vs. Code




Figure 22. Recommended Kelvin-Sensed Hookup

00943-028

SERIAL DATA INTERFACE

The AD5544/AD5554 use a 3-wire (\overline{CS} , SDI, CLK), SPI-compatible serial data interface. Serial data of the AD5544/AD5554 is clocked into the serial input register in an 18-bit and 16-bit data-word format, respectively. The MSB bits are loaded first. Table 5 defines the 18 data-word bits for the AD5544, and Table 6 defines the 16 data-word bits for the AD5554. Data is placed on the SDI pin and clocked into the register on the positive clock edge of CLK, subject to the data setup and data hold time requirements specified in the interface timing specifications (see Table 1 and Table 2).

Data can be clocked in only while the \overline{CS} chip select pin is active low. For the AD5544, only the last 18 bits clocked into the serial register are interrogated when the \overline{CS} pin returns to the logic high state; extra data bits are ignored. For the AD5554, only the last 16 bits clocked into the serial register are interrogated when the \overline{CS} pin returns to the logic high state. Because most microcontrollers output serial data in 8-bit bytes, three right-justified data bytes can be written to the AD5544. Keeping the \overline{CS} line low between the first, second, and third byte transfers results in a successful serial register update.

Similarly, two right-justified data bytes can be written to the AD5554. Keeping the \overline{CS} line low between the first and second byte transfer results in a successful serial register update.

When the data is properly aligned in the shift register, the positive edge of the \overline{CS} initiates the transfer of new data to the target DAC register, determined by the decoding of Address Bit A1 and Address Bit A0. For the AD5544, Table 5, Table 7, Table 8, and Figure 3 define the characteristics of the software serial interface.

For the AD5554, Table 6, Table 7, Table 9, and Figure 4 define the characteristics of the software serial interface. Figure 23 and Figure 24 show the equivalent logic interface for the key digital control pins for the AD5544. The AD5554 has a similar configuration, except that it has 14 data bits. Two additional pins, \overline{RS} and MSB, provide hardware control over the preset function and DAC register loading. If these functions are not needed, the \overline{RS} pin can be tied to logic high. The asynchronous input \overline{RS} pin forces all input and the DAC registers to either the zero-code state ($MSB = 0$) or the half-scale state ($MSB = 1$).

Table 5. AD5544 Serial Input Register Data Format (Data Is Loaded in the MSB-First Format)¹

MSB															LSB		
B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
A1	A0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

¹ Only the last 18 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the \overline{CS} line returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bit D15 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0. Any extra bits clocked into the AD5544 shift register are ignored; only the last 18 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.

Table 6. AD5554 Serial Input Register Data Format (Data Is Loaded in the MSB-First Format)¹

MSB														LSB	
B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
A1	A0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

¹ Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the \overline{CS} line returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bit D13 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0. Any extra bits clocked into the AD5554 shift register are ignored; only the last 16 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.

Table 7. Address Decode

A1	A0	DAC Decoded
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D

TRUTH TABLES

Table 8. AD5544¹ Control Logic Truth Table

CS	CLK	LDAC	RS	MSB ²	Serial Shift Register Function ³	Input Register Function	DAC Register
High	X	High	High	X	No effect	Latched	Latched
Low	Low	High	High	X	No effect	Latched	Latched
Low	↑ ⁺ ³	High	High	X	Shift register data advanced one bit	Latched	Latched
Low	High	High	High	X	No effect	Latched	Latched
↑ ⁺ ³	Low	High	High	X	No effect	Selected DAC updated with current shift register contents ⁴	Latched
High	X	Low	High	X	No effect	Latched	Transparent
High	X	High	High	X	No effect	Latched	Latched
High	X	↑ ⁺ ³	High	X	No effect	Latched	Latched
High	X	High	Low	0	No effect	Latched data = 0x0000	Latched data = 0x0000
High	X	High	Low	High	No effect	Latched data = 0x8000	Latched data = 0x8000

¹ For the AD5544, data appears at the SDO pin 19 clock pulses after input at the SDI pin.

² X = don't care.

³ ↑⁺ is a positive logic transition.

⁴ At power-on, both the input register and the DAC register are loaded with all 0s.

Table 9. AD5554¹ Control Logic Truth Table

CS	CLK	LDAC	RS	MSB ²	Serial Shift Register Function ³	Input Register Function ³	DAC Register
High	X	High	High	X	No effect	Latched	Latched
Low	L	High	High	X	No effect	Latched	Latched
Low	↑ ⁺ ³	High	High	X	Shift register data advanced one bit	Latched	Latched
Low	High	High	High	X	No effect	Latched	Latched
↑ ⁺ ³	Low	High	High	X	No effect	Selected DAC updated with current shift register contents ⁴	Latched
High	X	Low	High	X	No effect	Latched	Transparent
High	X	High	High	X	No effect	Latched	Latched
High	X	↑ ⁺ ³	High	X	No effect	Latched	Latched
High	X	High	Low	0	No effect	Latched data = 0x0000	Latched data = 0x0000
High	X	High	Low	High	No effect	Latched data = 0x2000	Latched data = 0x2000

¹ For the AD5554, data appears at the SDO pin 17 clock pulses after input at the SDI pin.

² X = don't care.

³ ↑⁺ is a positive logic transition.

⁴ At power-on, both the input register and the DAC register are loaded with all 0s.




Figure 23. System Level Digital Interfacing




Figure 24. AD5544/AD5554 Equivalent Logic Interface

POWER-ON RESET

When the V_{DD} power supply is turned on, an internal reset strobe forces all the input and DAC registers to the zero-code state or half-scale state, depending on the MSB pin voltage. The V_{DD} power supply should have a smooth positive ramp without drooping to have consistent results, especially in the region of $V_{DD} = 1.5\text{ V}$ to 2.3 V . The V_{SS} supply has no effect on the power-on reset performance. The DAC register data stays at a zero-scale or half-scale setting until a valid serial register data load takes place.

ESD PROTECTION CIRCUITS

All logic input pins contain back-biased ESD protection Zener diodes that are connected to ground (DGND) and V_{DD} , as shown in Figure 25.




Figure 25. Equivalent ESD Production Circuits

POWER SUPPLY SEQUENCE

As standard practice, it is recommended that V_{DD} , V_{SS} , and ground be powered up prior to any reference. The ideal power-up sequence is as follows: A_{GNDX} , $DGND$, V_{DD} , V_{SS} , V_{REFX} , and the digital inputs. A noncompliance power-up sequence may elevate the reference current, but the devices resume normal operation once V_{DD} and V_{SS} are powered up.

LAYOUT AND POWER SUPPLY BYPASSING

It is good practice to employ a compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with 0.01 μF to 0.1 μF disc or chip ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or electrolytic capacitors should also be applied at V_{DD} to minimize any transient disturbance and filter any low frequency ripple (see Figure 26). Users should not apply switching regulators for V_{DD} due to the power supply rejection ratio (PSRR) degradation over frequency.




Figure 26. Power Supply Bypassing and Grounding Connection

GROUNDING

The DGND and AGNDX pins of the AD5544/AD5554 serve as digital and analog ground references. To minimize the digital ground bounce, the DGND terminal should be joined remotely at a single point to the analog ground plane (see Figure 26).

APPLICATIONS INFORMATION

The AD5544/AD5554 are, inherently, two-quadrant multiplying DACs. That is, they can be easily set up for unipolar output operation. The full-scale output polarity is the inverse of the reference input voltage.

In some applications, it may be necessary to generate the full four-quadrant multiplying capability or a bipolar output swing. This is easily accomplished using an additional external amplifier (A2) configured as a summing amplifier (see Figure 27).




Figure 27. Four-Quadrant Multiplying Application Circuit

In this circuit, the first and second amplifiers (A1 and A2) provide a total gain of 2, which increases the output voltage span to 20 V. Biasing the external amplifier with a 10 V offset from the reference voltage results in a full four-quadrant multiplying circuit. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero ($V_{OUT} = -10$ V) to midscale ($V_{OUT} = 0$ V) to full scale ($V_{OUT} = 10$ V).

$$V_{OUT} \left(\frac{D}{32,768} - 1 \right) \times -V_{REF} \quad (\text{for the AD5544}) \quad (3)$$

$$V_{OUT} \left(\frac{D}{8192} - 1 \right) \times -V_{REF} \quad (\text{for the AD5554}) \quad (4)$$

REFERENCE SELECTION

When selecting a reference for use with the AD55xx series of current output DACs, pay attention to the output voltage, temperature coefficient specification of the reference. Choosing a precision reference with a low output temperature coefficient minimizes error sources. Table 10 lists some of the references available from Analog Devices, Inc., that are suitable for use with this range of current output DACs.

AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. Because of the code-dependent output resistance of the DAC, the input offset voltage of an op amp is multiplied by the variable gain of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed upon the desired change in output between the two codes and gives rise to a differential linearity error, which, if large enough, can cause the DAC to be nonmonotonic.

The input bias current of an op amp also generates an offset at the voltage output because of the bias current flowing in the feedback resistor, R_{FB} .

Common-mode rejection of the op amp is important in voltage-switching circuits because it produces a code-dependent error at the voltage output of the circuit.

Provided that the DAC switches are driven from true wideband, low impedance sources (V_{IN} and $AGND$), they settle quickly. Consequently, the slew rate and settling time of a voltage-switching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, minimize capacitance at the V_{REF} node (the voltage output node in this application) of the DAC. This is done by using low input capacitance buffer amplifiers and careful board design.

Analog Devices offers a wide range of amplifiers for both precision dc and ac applications, as listed in Table 11 and Table 12.

Table 10. Suitable Analog Devices Precision References

Part No.	Output Voltage (V)	Initial Tolerance (%)	Maximum Temperature Drift (ppm/°C)	I _{SS} (mA)	Output Noise (μV p-p)	Package(s)
ADR01	10	0.05	3	1	20	SOIC-8
ADR01	10	0.05	9	1	20	TSOT-5, SC70-5
ADR02	5.0	0.06	3	1	10	SOIC-8
ADR02	5.0	0.06	9	1	10	TSOT-5, SC70-5
ADR03	2.5	0.1	3	1	6	SOIC-8
ADR03	2.5	0.1	9	1	6	TSOT-5, SC70-5
ADR06	3.0	0.1	3	1	10	SOIC-8
ADR06	3.0	0.1	9	1	10	TSOT-5, SC70-5
ADR420	2.048	0.05	3	0.5	1.75	SOIC-8, MSOP-8
ADR421	2.50	0.04	3	0.5	1.75	SOIC-8, MSOP-8
ADR423	3.00	0.04	3	0.5	2	SOIC-8, MSOP-8
ADR425	5.00	0.04	3	0.5	3.4	SOIC-8, MSOP-8
ADR431	2.500	0.04	3	0.8	3.5	SOIC-8, MSOP-8
ADR435	5.000	0.04	3	0.8	8	SOIC-8, MSOP-8
ADR391	2.5	0.16	9	0.12	5	TSOT-5
ADR395	5.0	0.10	9	0.12	8	TSOT-5


Table 11. Suitable Analog Devices Precision Op Amps

Part No.	Supply Voltage (V)	V _{OS} Maximum (μV)	I _B Maximum (nA)	0.1 Hz to 10 Hz Noise (μV p-p)	Supply Current (μA)	Package(s)
OP97	±2 to ±20	25	0.1	0.5	600	SOIC-8, PDIP-8
OP1177	±2.5 to ±15	60	2	0.4	500	MSOP-8, SOIC-8
AD8675	±5 to ±18	75	2	0.1	2300	MSOP-8, SOIC-8
AD8671	±5 to ±15	75	12	0.077	3000	MSOP-8, SOIC-8
ADA4004-1	±5 to ±15	125	90	0.1	2000	SOIC-8, SOT-23-5
AD8603	1.8 to 5	50	0.001	2.3	40	TSOT-5
AD8607	1.8 to 5	50	0.001	2.3	40	MSOP-8, SOIC-8
AD8605	2.7 to 5	65	0.001	2.3	1000	WLCSP-5, SOT-23-5
AD8615	2.7 to 5	65	0.001	2.4	2000	TSOT-5
AD8616	2.7 to 5	65	0.001	2.4	2000	MSOP-8, SOIC-8

Table 12. Suitable Analog Devices High Speed Op Amps

Part No.	Supply Voltage (V)	BW at ACL (MHz)	Slew Rate (V/μs)	V _{OS} (Max) (μV)	I _B (Max) (nA)	Package(s)
AD8065	5 to 24	145	180	1500	0.006	SOIC-8, SOT-23-5
AD8066	5 to 24	145	180	1500	0.006	SOIC-8, MSOP-8
AD8021	5 to 24	490	120	1000	10,500	SOIC-8, MSOP-8
AD8038	3 to 12	350	425	3000	750	SOIC-8, SC70-5
ADA4899-1	5 to 12	600	310	35	100	LFCSP-8, SOIC-8
AD8057	3 to 12	325	1000	5000	500	SOT-23-5, SOIC-8
AD8058	3 to 12	325	850	5000,	500	SOIC-8, MSOP-8
AD8061	2.7 to 8	320	650	6000	350	SOT-23-5, SOIC-8
AD8062	2.7 to 8	320	650	6000	350	SOIC-8, MSOP-8
AD9631	±3 to ±6	320	1300	10,000	7000	SOIC-8, PDIP-8

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-150-AH

Figure 28. 28-Lead Shrink Small Outline Package [SSOP] (RS-28)

Dimensions shown in millimeters

060106-A



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.

Figure 29. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 5 mm x 5 mm Body, Very Very Thin Quad (CP-32-11)

Dimensions shown in millimeters

04-02-2012-A

ORDERING GUIDE

Model ¹	RES Bit	INL LSB	DNL LSB	Temperature Range	Package Description	Package Option
AD5544ARS	16	±2	±1.5	–40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544ARSZ	16	±2	±1.5	–40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544ARSZ-REEL7	16	±2	±1.5	–40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544BRSZ	16	±1	±1	–40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544BRSZ-REEL7	16	±1	±1	–40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
AD5544ACPZ-1-R2	16	±4	±1	–40°C to +125°C	32-Lead LFCSP_WQ	CP-32-11
AD5544ACPZ-1-RL7	16	±4	±1	–40°C to +125°C	32-Lead LFCSP_WQ	CP-32-11
AD5544BCPZ-R2	16	±1	±1	–40°C to +125°C	32-Lead LFCSP_WQ	CP-32-11
AD5544BCPZ-RL7	16	±1	±1	–40°C to +125°C	32-Lead LFCSP_WQ	CP-32-11
AD5554BRSZ	14	±0.5	±1	–40°C to +125°C	28-Lead Shrink Small Outline Package [SSOP]	RS-28
EV-AD5544/45SDZ					Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES

NOTES

PC refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).