

# N-Channel Enhancement-Mode Vertical DMOS FETs

## **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	V <sub>GS(th)</sub>	Order Number / Package		
BV <sub>DGS</sub>	(max)	(max)	TO-92		
200V	10Ω	2.0V	VN2010L		

#### **Features**

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

### **Applications**

- Motor control
- Converters
- Switches
- Power supply circuits
  - Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)
- □ Telecom switching

# **Absolute Maximum Ratings**

BV <sub>DSS</sub>		
BV <sub>DGS</sub>		
± 30V		
-55°C to +150°C		
300°C		


<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.

# **Advanced DMOS Technology**

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

**Package Options** 



#### **Thermal Characteristics**

Packa	ıge	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	θ <sub>ja</sub> °C/W	θ <sub>jc</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-9	12	250mA	1.0A	1W	170	125	250mA	1.0A

<sup>\*</sup> ID (continuous) is limited by max rated Tj.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	200			ν	$V_{GS} = 0V, I_{D} = 100 \mu A$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.8		2.0	ν	$V_{GS} = V_{DS}$ , $I_D = 1mA$	
I <sub>GSS</sub>	Gate Body Leakage			10	nA	$V_{GS} = \pm 25V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			1.0		V <sub>GS</sub> = 0V, V <sub>DS</sub> = 160V	
				100	μА	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 160V T <sub>A</sub> = 125°C	
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance			10	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 50mA	
I <sub>D(ON)</sub>	ON-State Drain Current	100	-		mA	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 10V	
G <sub>FS</sub>	Forward Transconductance	125			m℧	V <sub>DS</sub> = 15V, I <sub>D</sub> = 0.1A	
C <sub>iss</sub>				60	pF		
Coss				30		$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz	
C <sub>RSS</sub>	Reverse Transfer Capacitance			15		1 - 1 1711 12	
t <sub>(ON)</sub>	Turn-ON Time			20		$V_{DD} = 25V, I_D = 0.1A$	
t <sub>(OFF)</sub>	Turn-OFF Time			30	- ns	$R_{GEN} = 25\Omega$	
V <sub>SD</sub>	Diode Forward Voltage Drop			1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 250mA	

#### Notes:

- 1. All D.C. parameters 100% tested at  $25^{\circ}\text{C}$  unless otherwise stated. (Pulse test:  $300\mu\text{s}$  pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

