


**CD54/74HC147**  
**CD54/74HCT147**

**High-Speed CMOS Logic**



92CS-39831  
**FUNCTIONAL DIAGRAM**

**10-to-4-Line Priority Encoder**

**Type Features:**

- Buffered inputs and outputs
- Typical CD54/74HC147 propagation delay = 13ns @  $V_{CC}=5V$ ,  $C_L=15\text{ pF}$ ,  $T_A=25^\circ\text{C}$

The RCA-CD54/74HC147 and CD54/74HCT147 are high-speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL).


The CD54/74HC147 and CD54/74HCT147 9-input priority encoders accept data from nine active LOW inputs ( $I_1$  to  $I_9$ ) and provide binary representation on the four active LOW outputs ( $Y_0$  to  $Y_3$ ). A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line  $I_9$  having the highest priority.

These devices provide the 10-line to 4-line priority encoding function by use of the implied decimal "zero". The "zero" is encoded when all nine data inputs are HIGH, forcing all four outputs HIGH.

The CD54HC/HCT147 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT147 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


**Family Features:**

- Fanout (Over Temperature Range): Standard Outputs - 10 LSTTL Loads Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range: CD74HC/HCT/HCU:  $-40$  to  $+85^\circ\text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types: 2 to 6 V Operation High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ . @  $V_{CC} = 5V$
- CD54HCT/CD74HCT Types: 4.5 to 5.5 V Operation Direct LSTTL Input Logic Compatibility  $V_{IL} = 0.8V$  Max.,  $V_{IH} = 2V$  Min. CMOS Input Compatibility  $I_i \leq 1\text{ }\mu\text{A}$  @  $V_{OL}$ ,  $V_{OH}$



92CS-39830  
**TERMINAL ASSIGNMENT**

# CD54/74HC147 CD54/74HCT147



92CM - 39833

Fig. 1 - Logic Diagram

### TRUTH TABLE

Inputs									Outputs			
$\bar{I}_1$	$\bar{I}_2$	$\bar{I}_3$	$\bar{I}_4$	$\bar{I}_5$	$\bar{I}_6$	$\bar{I}_7$	$\bar{I}_8$	$\bar{I}_9$	$\bar{Y}_3$	$\bar{Y}_2$	$\bar{Y}_1$	$\bar{Y}_0$
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	L
X	X	X	X	X	L	H	H	H	H	L	L	H
X	X	X	X	L	H	H	H	H	H	L	H	L
X	X	X	L	H	H	H	H	H	H	L	H	L
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

H = High Logic Level, L = Low Logic Level, X = Irrelevant.

# CD54/74HC147 CD54/74HCT147

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):  
 (Voltages referenced to ground) ..... -0.5 to +7 V

DC INPUT DIODE CURRENT,  $I_{IK}$  (FOR  $V_I < -0.5$  V OR  $V_I > V_{CC} + 0.5$  V) .....  $\pm 20$  mA

DC OUTPUT DIODE CURRENT,  $I_{OK}$  (FOR  $V_O < -0.5$  V OR  $V_O > V_{CC} + 0.5$  V) .....  $\pm 20$  mA

DC DRAIN CURRENT, PER OUTPUT ( $I_O$ ) (FOR  $-0.5$  V  $< V_O < V_{CC} + 0.5$  V) .....  $\pm 25$  mA

DC  $V_{CC}$  OR GROUND CURRENT ( $I_{CC}$ ) .....  $\pm 50$  mA

POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/ $^\circ\text{C}$  to 300 mW

For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE F, H) ..... 500 mW

For  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE F, H) ..... Derate Linearly at 8 mW/ $^\circ\text{C}$  to 300 mW

For  $T_A = -40$  to  $+70^\circ\text{C}$  (PACKAGE TYPE M) ..... 400 mW

For  $T_A = +70$  to  $+125^\circ\text{C}$  (PACKAGE TYPE M) ..... Derate Linearly at 6 mW/ $^\circ\text{C}$  to 70 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE F, H .....  $-55$  to  $+125^\circ\text{C}$

PACKAGE TYPE E, M .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$

Unit inserted into a PC Board (min. thickness  $1/16$  in., 1.59 mm)  
 with solder contacting lead tips only .....  $+300^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) $V_{CC}$ .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage $V_I$ , $V_O$	0	$V_{CC}$	V
Operating Temperature $T_A$ : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
Input Rise and Fall Times $t_r$ , $t_f$ at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

# CD54/74HC147

# CD54/74HCT147

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC147/CD54HC147										CD74HCT147/CD54HCT147										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V <sub>I</sub> V	I <sub>O</sub> mA	V <sub>CC</sub> V	+25°C			-40/ +85°C		-55/ +125°C			V <sub>I</sub> V	V <sub>CC</sub> V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5			2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—		I <sub>O</sub>										
			6	4.2	—	—	4.2	—	4.2	—		5.5										
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.5	—	0.5	—	0.5	—	4.5										V
			4.5	—	—	1.35	—	1.35	—	1.35	—	I <sub>O</sub>			0.8	—	0.8	—	0.8	—	0.8	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-0.02	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub> or V <sub>IH</sub>	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V <sub>IL</sub> or V <sub>IH</sub>										V <sub>IL</sub> or V <sub>IH</sub>	4.5	3.98	—	—	3.84	—	3.7	—			V
			-4	4.5	3.98	—	—	3.84	—	3.7	—											
			-5.2	6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	0.02	2	—	—	0.1	—	0.1	—	0.1	V <sub>IL</sub> or V <sub>IH</sub>	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V <sub>IL</sub> or V <sub>IH</sub>										V <sub>IL</sub> or V <sub>IH</sub>	4.5	—	—	0.26	—	0.33	—	0.4	—		V
			4	4.5	—	—	0.26	—	0.33	—	0.4											
			5.2	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current I <sub>I</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V <sub>CC</sub> and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	0	6	—	—	8	—	80	—	160	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI <sub>CC</sub> *											V <sub>CC</sub> -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

\* For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
T <sub>1</sub> , T <sub>2</sub> , T <sub>3</sub> , T <sub>6</sub> , T <sub>7</sub>	1.1
T <sub>4</sub> , T <sub>5</sub> , T <sub>8</sub> , T <sub>9</sub>	1.5

\*Unit Load is ΔI<sub>CC</sub> limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

# CD54/74HC147 CD54/74HCT147


**SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5 V, T<sub>A</sub>=25°C, Input t<sub>r</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	TYPICAL		UNITS
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) (C <sub>L</sub> =15 pF)	t <sub>PLH</sub> t <sub>PHL</sub>	13	14	ns
Power Dissipation Capacitance*	C <sub>PD</sub>	32	42	pF

\*C<sub>PD</sub> is used to determine the dynamic power consumption, per package.  
 PD=V<sub>CC</sub><sup>2</sup>fi (C<sub>PD</sub> + C<sub>L</sub>) where fi= input frequency  
 C<sub>L</sub>=output load capacitance  
 V<sub>CC</sub>=supply voltage

**SWITCHING CHARACTERISTICS (C<sub>L</sub>=50 pF, Input t<sub>r</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t <sub>PLH</sub>	2	160	—	—	200	—	—	—	240	—	—	ns		
	t <sub>PHL</sub>	4,5	32	35	40	44	48	53	ns						
		6	27	—	34	—	41	—							
Transition Times (Fig. 1)	t <sub>TLH</sub>	2	75	—	—	95	—	—	110	—	—	ns			
	t <sub>THL</sub>	4,5	15	15	19	19	22	22	ns						
		6	13	—	16	—	19	—							
Input Capacitance	C <sub>I</sub>		10	10	10	10	10	10	10	10	pF				



	54/74HC	54/74HCT
Input Level	V <sub>CC</sub>	3 V
Switching Voltage, V <sub>s</sub>	50% V <sub>CC</sub>	1.3 V

Fig. 1 - Transition times and propagation delay times.