

GAL16V8A GAL20V8A

High Performance E²CMOS® Generic Array Logic™

FEATURES

- HIGH PERFORMANCE E²CMOS TECHNOLOGY
- 10 ns Maximum Propagation Delay
- -- Fmax = 62.5 MHz
- 7 ns Maximum from Clock Input to Data Output
- TTL Compatible 24 mA Outputs
- UltraMOS® III Advanced CMOS Technology
- · 50% REDUCTION IN POWER
 - 75mA Typ I_{cc}
- · E2 CELL TECHNOLOGY
- --- Reconfigurable Logic
- Reprogrammable Cells
- -- 100% Tested/Guaranteed 100% Yields
- High Speed Electrical Erasure (<50ms)
- 20 Year Data Retention
- · EIGHT OUTPUT LOGIC MACROCELLS
- Maximum Flexibility for Complex Logic Designs
- Programmable Output Polarity
- GAL 16V8A Emulates 20-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility
- GAL20V8A Emulates 24-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility
- PRELOAD AND POWEFI-ON RESET OF ALL REGISTERS
 - 100% Functional Testability
- ELECTRONIC SIGNATURE FOR IDENTIFICATION


DESCRIPTION

The GAL16V8A and GAL20V8A, at 10 ns maximum propagation delay time, combine a high performance CMOS process with Electrically Erasable (E²) floating gate technology to provide the highest speed performance available in the PLD market. CMOS circuitry allows the GAL16V8A and GAL20V8A to consume just 75mA typical I_{cc} which represents a 50% savings in power when compared to their bipolar counterparts. The E² technology offers high speed (50ms) erase times, providing the ability to reprogram or reconfigure the devices quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL16V8A and GAL20V8A are capable of emulating standard 20 and 24-pin PAL® devices. The GAL16V8A is capable of emulating standard 20-pin PAL architectures with full function/fuse map/parametric compatibility. The GAL20V8A is capable of emulating standard 24-pin PAL architectures with full function/fuse map/parametric compatibility. On the right is a table listing the PAL architectures that the GAL16V8A and GAL20V8A can replace.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. Therefore, Lattice guarantees 100% field programmability and functionality of all GAL products. Lattice also guarantees 100 erase/rewrite cycles and that data retention exceeds 20 years.

GAL16V8A / GAL20V8A BLOCK DIAGRAM



GAL16V8A / GAL20V8A ARCHITECTURE EMULATION

GAL20V8A PAL Architecture Emulation	GAL16V8A PAL Architecture Emulation
20L8 20H8	16L8 16H8
20R8	16R8
20R6	16R6
20R4	16R4
20P8	16P8
20RP8	16RP8
20RP6	16RP6
20RP4	16RP4
14L8	10L8
16L6	12L6 14L4
18L4	14L4 16L2
20L2 14H8	10H8
16H6	12H6
18H4	14H4
20H2	16H2
14P8	10P8
16P6	12P6
18P4	14P4
20P2	16P2

Copyright ©1990 Lattice Semiconductor Corp. GAL, E*CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. PAL is a registered trademark of Advanced Micro Devices, Inc. The specifications and information herein are subject to change without notice.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

operational sections of this specification is not implied (while programming, follow the programming specifications).

SWITCHING TEST CONDITIONS

Input Puise Levels	GND to 3.0V
Input Rise and Fall Times	3ns 10% 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

Tri-state levels are measured 0.5V from steady-state active level.

COMMERCIAL		MMERCIAL INDUSTRIAL		MILIT	ARY
R,	R ₂	R,	R ₂	R,	R ₂
200	390	200	390	390	750

AC Test Conditions:


Cond. 1) R, per table; C₁ = 50pF; R₂ per above table

Cond. 2) Active High R₁ = ∞; Active Low R₁ per table;

C₁ = 50pF; R₂ per above table

Cond. 3) Active High R, = ∞; Active Low R, per table;

C, = 5pF; R, per above table



CL INCLUDES JIG AND PROBE TOTAL CAPACITANCE


CAPACITANCE $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C,	Input Capacitance	8	pF	$V_{cc} = 5.0V, V_1 = 2.0V$
Chova	I/O/Q Capacitance	10	pF	$V_{cc} = 5.0V, V_{t/O/Q} = 2.0V$


^{*}Guaranteed but not 100% tested.




GAL16V8A BLOCK DIAGRAM




GAL20V8A BLOCK DIAGRAM




GAL16V8A PIN DIAGRAM




GAL20V8A PIN DIAGRAM
















ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-10L Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage		_		0.5	v
Vон	Output High Voltage		2.4		_	٧
lıL, lıH	Input Leakage Current		_	_	±10	μА
li/o/q	Bidirectional Pin Leakage Current			_	±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vo∪t = 0.5V	-30	_	-150	mA
loc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 25MHz		75	115	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-10L Commercial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	0	75	°C
Vcc	Supply Voltage	4.75	5.25	V
VIL	Input Low Voltage	Vss - 0.5	0.8	V
VIH	Input High Voltage	2.0	Vcc+1	V
loL	Low Level Output Current	_	24	mA
Юн	High Level Output Current	_	-3.2	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-10L Commercial

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Combinational Propagation Delay	1	3	10	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	7	ns
ten	3	I, I/O	0	Output Enable, Z → O	2		10	ns
	4	ŌĒ	Q	Output Register Enable, Z → Q	2	_	10	ns
t dis	5	I, I/O	0	Output Disable, O → Z	3		10	ns
Luis	6	ŌĒ:	Q	Output Register Disable, Q → Z	3		10	ns


¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS

GAL16 / 20V8A-10L Commercial

PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
f_,,	7	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})	1	0	62.5	MHz
Tclk	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	1	0	58.8	MHz
tsu	9	Setup Time, Input or Feedback, before CLK ↑		10		ns
th	10	Hold Time, Input or Feedback, after CLK↑	_	0		ns
	11	Clock Pulse Duration, High²		8	_	ns
tw	12	Clock Pulse Duration, Low ²		8		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-15L Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MiN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage			-	0.5	V
Vон	Output High Voltage		2.4			V
lıL, lıн	Input Leakage Current		_		±10	μА
11/0/0	Bidirectional Pin Leakage Current		-	_	±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vout = 0.5V	-30		-150	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 25MHz		75	115	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-15L Commercial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	0	75	°C
Vcc	Supply Voltage	4.75	5.25	٧
VIL	Input Low Voltage	Vss - 0.5	0.8	V
VIH	Input High Voltage	2.0	Vcc+1	V
lol	Low Level Output Current		24	mA
Іон	High Level Output Current		-3.2	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-15L Commercial


Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Combinational Propagation Delay	1	3	15	ns
t∞	2	CLK	Q	Clock to Output Delay	1	2	10	ns
ten	3	I, I/O	0	Output Enable, Z → O	2	_	15	ns
	4	ŌĒ	Q	Output Register Enable, Z → Q	2		15	ns
tdis	5	1, 1/0	0	Output Disable, O → Z	3		15	ns
40.0	6	ŌĒ	Q	Output Register Disable, Q → Z	3	_	15	ns

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-15L Commercial						
PARAMETER	#	DESCRIPTION		MIN.	MAX.	UNITS
fclk	7	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})	1	0	62.5	MHz
ICIK	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	1	0	45.5	MHz
t su	9	Setup Time, Input or Feedback, before CLK ↑	_	12		ns
th	10	Hold Time, Input or Feedback, after CLK↑		0		ns
4	11	Clock Pulse Duration, High ²	encourse.	8		ns
tw	12	Clock Pulse Duration, Low²		8		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-15Q Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage			_	0.5	٧
Vон	Output High Voltage		2.4	_		V
HL, HH	Input Leakage Current		_		±10	μА
lvo/q	Bidirectional Pin Leakage Current		_		±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vout = 0.5V	-30	_	-150	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 15MHz		45	55	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-15Q Commercial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	0	75	°C
Vcc	Supply Voltage	4.75	5.25	V
VIL	Input Low Voltage	Vss - 0.5	0.8	V
ViH	Input High Voltage	2.0	Vcc+1	V
loL	Low Level Output Current		24	mA
Юн	High Level Output Current		-3.2	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-15Q Commercial


Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	l, I/O	0	Combinational Propagation Delay	1	3	15	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	10	ns
ten	3	I, I/O	0	Output Enable, Z → O	2		15	ns
(Ci)	4	ŌĒ	Q	Output Register Enable, Z → Q	2	_	15	ns
t dis	5	I, I/O	0	Output Disable, O → Z	3		15	ns
	6	ŌΕ	Q	Output Register Disable, Q → Z	3		15	ns

¹⁾ Refer to Switching Test Conditions section.

AC REC	AC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-15Q Commercial				rcial		
PARAMETER	#	DESCRIPTION	1 -	EST OND.	MIN.	MAX.	UNITS
f ,,	7	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wi})		1	0	62.5	MHz
fclk 8	8	Clock Frequency with Feedback¹ = 1 / (t _{su} + t _{co})		1	0	45.5	MHz
t su	9	Setup Time, Input or Feedback, before CLK↑		_	12		ns
th	10	Hold Time, Input or Feedback, after CLK↑		-	0		ns
	11	Clock Pulse Duration, High²			8		ns
tw	12	Clock Pulse Duration, Low ²		_	8	_	ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-25L Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage		_	_	0.5	v
Vон	Output High Voltage		2.4	_		V
lic, lih	Input Leakage Current			_	±10	μА
II/O/Q	Bidirectional Pin Leakage Current			_	±10	μА
los	Output Short Circuit Current	Vcc = 5V	-30	_	-150	mA
lcc	Operating Power Supply Current	V _{IL} = 0.5V V _{IH} = 3.0V ftoggle = 15MHz		75	115	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

GAL16 / 20V8A-25L Commercial DC RECOMMENDED OPERATING CONDITIONS SYMBOL **PARAMETER** MIN. MAX. UNITS TA **Ambient Temperature** 0 75 °C Vcc Supply Voltage 4.75 5.25 V VIL ν Input Low Voltage Vss - 0.5 8.0 Vн Input High Voltage 2.0 Vcc+1 IOL Low Level Output Current 24 mΑ Юн **High Level Output Current** -3.2mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-25L Commercial

Over Recommended Operating Conditions


PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Combinational Propagation Delay	1	3	25	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	12	ns
ten	3	I, I/O	0	Output Enable, Z → O	2	_	25	ns
Ten	4	ŌĒ	Q	Output Register Enable, Z → Q	2	_	20	ns
t dis	5	I, I/O	0	Output Disable, O → Z	3		25	ns
4010	6	ŌE:	Q	Output Register Disable, Q → Z	3		20	ns

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-25L Commercial

PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
fclk	7	Clock Frequency without Feedback¹ = 1 / (t _{wh} + t _{wi})	1	0	41.7	MHz
ICIK	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	1	0	37	MHz
t su	9	Setup Time, Input or Feedback, before CLK↑		15	****	ns
t h	10	Hold Time, Input or Feedback, after CLK↑		0		ns
	11	Clock Pulse Duration, High²	_	12		ns
tw	12	Clock Pulse Duration, Low²	_	12	_	ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

DC RECOMMENDED OPERATING CONDITIONS

GAL16 / 20V8A-25Q Commercial

GAL16 / 20V8A-25Q Commercial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage				0.5	v
Vон	Output High Voltage		2.4	_	_	V
lıL, lıH	Input Leakage Current			_	±10	μА
li/o/Q	Bidirectional Pin Leakage Current		_		±10	μА
los¹	Output Short Circuit Current	Vcc = 5V	-30	_	-150	mA
Icc	Operating Power Supply Current	Vil = 0.5V VIH = 3.0V ftoggle = 15MHz		45	55	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

SYMBOLPARAMETERMIN.MAX.UNITSTAAmbient Temperature075°CVCCSupply Voltage4.755.25V

I A	Ambient temperature	1 0 1	/5	1 %
Vcc	Supply Voltage	4.75	5.25	V
VIL	Input Low Voltage	Vss - 0.5	0.8	٧
VIH	Input High Voltage	2.0	Vcc+1	٧
loL	Low Level Output Current		24	mA
Юн	High Level Output Current		-3.2	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-25Q Commercial


Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Combinational Propagation Delay	1	3	25	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	12	ns
ten	3	I, I/O	0	Output Enable, Z → O	2	_	25	ns
(61)	4	ŌĒ	Q	Output Register Enable, Z → Q	2		20	ns
totic	5	I, I/O	0	Output Disable, O → Z	3		25	ns
tdis	6	ŌĒ	Q	Output Register Disable, Q → Z	3		20	ns

¹⁾ Refer to Switching Test Conditions section.

AC REC	RECOMMENDED OPERATING CONDITIONS GAI			.16 / 20V8A-25Q Commercial						
PARAMETER	#	DESCRIPTION		TEST COND.	MIN.	MAX.	UNITS			
fclk	7	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wi})		1	0	41.7	MHz			
ICIK	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})		1	0	37	MHz			
tsu	9	Setup Time, Input or Feedback, before CLK↑		_	15	_	ns			
th	10	Hold Time, Input or Feedback, after CLK↑			0		ns			
	11	Clock Pulse Duration, High²		_	12	_	ns			
tw	12	Clock Pulse Duration, Low²		_	12		ns			

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-15L Industrial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	,		_	0.5	v
Vон	Output High Voltage		2.4			ν
IIL, IIH	Input Leakage Current		_		±10	μА
Ivora	Bidirectional Pin Leakage Current		_	_	±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vout = 0.5V	-30	_	-150	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 25MHz		75	130	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-15L Industrial SYMBOL MAX. UNITS **PARAMETER** MIN. TA ٥C **Ambient Temperature** - 40 85 Vcc ٧ Supply Voltage 4.5 5.5 VIL ٧ Input Low Voltage Vss - 0.5 0.8 VIH Vcc+1 ٧ Input High Voltage 2.0 IOL Low Level Output Current 24 mA Юн -3.2 High Level Output Current mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-15L Industrial

GAL16 / 20V8A-15L Industrial

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t _{pd}	1	1, I/O	0	Combinational Propagation Delay	1	3	15	ns
t∞	2	CLK	Q	Clock to Output Delay	1	2	12	ns
ten	3	I, I/O	0	Output Enable, Z → O	2		15	ns
to!!	4	ŌĒ	Q	Output Register Enable, Z → Q	2	_	15	ns
tdis	5	I, I/O	0	Output Disable, O → Z	3		15	ns
	6	ŌĒ	Q	Output Register Disable, Q → Z	3		15	ns


¹⁾ Refer to Switching Test Conditions section.

TEST UNITS DESCRIPTION MIN. MAX. PARAMETER COND.

4	7	Clock Frequency without Feedback¹ = 1 / (t _{wh} + t _{wl})	1	0	50	MHz
fclk	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	1	0	41.6	MHz
t _{su}	9	Setup Time, Input or Feedback, before CLK↑		12		ns
t h	10	Hold Time, Input or Feedback, after CLK↑		0		ns
	11	Clock Pulse Duration, High²		10		ns
tw	12	Clock Pulse Duration, Low²		10		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.

AC RECOMMENDED OPERATING CONDITIONS





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-20L Industrial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage				0.5	٧
Voн	Output High Voltage		2.4	-		٧
lıL, lıx	Input Leakage Current			_	±10	μА
11/0/Q	Bidirectional Pin Leakage Current			_	±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vout = 0.5V	-30	_	-150	mA
lcc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 25MHz		75	130	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-20L Industrial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	- 40	85	°C
Vcc	Supply Voltage	4.5	5.5	V
VIL	Input Low Voltage	Vss - 0.5	0.8	ν
ViH	Input High Voltage	2.0	Vcc+1	٧
loL	Low Level Output Current		24	mA
ЮН	High Level Output Current	_	-3.2	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-20L Industrial

GAL16 / 20V8A-20L Industrial

12

ns

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Combinational Propagation Delay	1	3	20	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	15	ns
ten	3	1, 1/0	0	Output Enable, Z → O	2		20	ns
(01)	4	ŌĒ	Q	Output Register Enable, Z → Q	2		18	ns
tdis	5	1, 1/0	0	Output Disable, O → Z	3		20	ns
Cais	6	ŌĒ	Q	Output Register Disable, Q → Z	3		18	ns

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS **TEST** UNITS PARAMETER DESCRIPTION MIN. MAX. COND 7 41.7 MHz Clock Frequency without Feedback¹ = 1 / $(t_{wh} + t_{wl})$ 0 fclk 8 33.3 Clock Frequency with Feedback¹ = $1/(t_{su} + t_{co})$ 1 0 MHz tsu 9 Setup Time, Input or Feedback, before CLK ↑ 15 ns th 10 Hold Time, Input or Feedback, after CLK ↑ 0 กร 11 Clock Pulse Duration, High? 12 ns


- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.

Clock Pulse Duration, Low²

SWITCHING WAVEFORMS

12

tw





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-20Q Industrial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage		_		0.5	V
Voн	Output High Voltage		2.4	_	_	v
IIL, IIH	Input Leakage Current		_	_	±10	μА
li/o/Q	Bidirectional Pin Leakage Current		_	_	±10	μА
los ¹	Output Short Circuit Current	V∞ = 5V Vout = 0.5V	-30	_	-150	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggie = 15MHz	_	45	65	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-20Q Industrial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	- 40	85	°C
Vcc	Supply Voltage	4.5	5.5	V
VIL	Input Low Voltage	Vss - 0.5	0.8	V
ViH	Input High Voltage	2.0	Vcc+1	V
loL	Low Level Output Current	_	24	mA
Юн	High Level Output Current		-3.2	mA



Specifications GAL16V8A GAL₂₀V8A

SWITCHING CHARACTERISTICS

GAL16 / 20V8A-20Q Industrial

GAL16 / 20V8A-20Q Industrial

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	1, 1/0	0	Combinational Propagation Delay	1	3	20	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	15	ns
ten	3	1, 1/0	0	Output Enable, Z → O	2		20	ns
(6)7	4	ŌĒ	Q	Output Register Enable, Z → Q	2		18	ns
t dis	5	I, I/O	0	Output Disable, O → Z	3		20	ns
Lais	6	ŌĒ	Q	Output Register Disable, Q → Z	3		18	ns


¹⁾ Refer to Switching Test Conditions section.

TEST DESCRIPTION UNITS PARAMETER MAX. COND.

	1 1		L			
fclk	7	Clock Frequency without Feedback¹ = 1 / (t _{wh} + t _{wl})	1	0	41.7	MHz
ICIK	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	1	0	33.3	MHz
tsu	9	Setup Time, Input or Feedback, before CLK↑	_	15		ns
t h	10	Hold Time, Input or Feedback, after CLK ↑		0	_	ns
	11	Clock Pulse Duration, High²		12		ns
tw	12	Clock Pulse Duration, Low ²		12	0 —	ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.

AC RECOMMENDED OPERATING CONDITIONS





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-25L Industrial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage				0.5	ν
Vон	Output High Voltage		2.4	_		V
lic, lih	Input Leakage Current				±10	μА
lvo/q	Bidirectional Pin Leakage Current		_	_	±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vour = 0.5V	-30	_	-150	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 25MHz		75	130	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-25L Industrial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	- 40	85	°C
Vcc	Supply Voltage	4.5	5.5	V
VIL	Input Low Voltage	Vss - 0.5	0.8	V
ViH	Input High Voltage	2.0	Vcc+1	V
lol	Low Level Output Current		24	mA
Юн	High Level Output Current	-	-3.2	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-25L Industrial


Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	1, 1/0	0	Combinational Propagation Delay	1	3	25	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	15	ns
ten	3	1, 1/0	0	Output Enable, Z → O	2	-	25	ns
ton .	4	ŌĒ	Q	Output Register Enable, Z → Q	2		20	ns
tdis	5	1, 1/0	0	Output Disable, O → Z	3	_	25	ns
tois	6	ŌĒ	Q	Output Register Disable, Q → Z	3	_	20	ns

¹⁾ Refer to Switching Test Conditions section.

AC REC	MIC	MENDED OPERATING CONDITIONS	GAL16 / 20\	/8A-251	Indus	trial
PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
fclk	7	clock Frequency without Feedback¹ = 1 / (t _{wh} + t _{wl}) 1 0 33.3	MHz			
ICIK	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	1	0	28.5	MHz
tsu	9	Setup Time, Input or Feedback, before CLK↑		20	_	ns
th	10	Hold Time, Input or Feedback, after CLK ↑	_	0		ns
4	11	Clock Pulse Duration, High²	-	15		ns
tw	12	Clock Fulse Duration, Low ²	_	15	_	ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





IOL

IOH

Specifications GAL16V8A GAL20V8A

ELECTRICAL CHARACTERISTICS

DC RECOMMENDED OPERATING CONDITIONS

Low Level Output Current

High Level Output Current

GAL16 / 20V8A-15L Military

GAL16 / 20V8A-15L Military

12

-2.0

mΑ

mΑ

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage				0.5	V
Vон	Output High Voltage		2.4			V
liL, liH	Input Leakage Current			_	±10	μА
Ivo/Q	Bidirectional Pin Leakage Current				±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vout = 0.5V	-30		-150	mA
lcc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V floggle = 25MHz		75	130	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

SYMBOL MAX. UNITS **PARAMETER** MIN. Tc Case Temperature -55 125 ٥C Vcc Supply Voltage 4.5 5.5 ٧ VIL Input Low Voltage Vss ~ 0.5 8.0 ٧ VIH ٧ Input High Voltage 2.0 Vcc+1



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-15L Military


Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
tpd	1	I, I/O	0	Combinational Propagation Delay	1	3	15	ns
t∞	2	CLK	a	Clock to Output Delay	1	2	12	ns
ten	3	I, I/O	0	Output Enable, Z → O	2		15	ns
ten	4	ŌĒ	ø	Output Register Enable, Z → Q	2		15	ns
tdis	5	I, I/O	0	Output Disable, O → Z	3	_	15	ns
tuis	6	ŌĒ	œ	Output Register Disable, Q → Z	3		15	ns

¹⁾ Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-15L Military **TEST PARAMETER** DESCRIPTION MIN. MAX. UNITS COND. 7 Clock Frequency without Feedback¹ = $1 / (t_{wh} + t_{wl})$ 1 0 50 MHz fclk Clock Frequency with Feedback¹ = 1 / $(t_{gu} + t_{co})$ 8 MHz 1 0 41.6 tsu 9 Setup Time, Input or Feedback, before CLK 1 12 ns th 10 Hold Time, Input or Feedback, after CLK↑ 0 ns 11 Clock Pulse Duration, High? 10 ns tw 12 Clock Pulse Duration, Low² 10 ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-20L Military

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage		_		0.5	V
Vон	Output High Voltage		2.4	_	_	V
lic, lin	Input Leakage Current		_		±10	μА
11/0/0	Biclirectional Pin Leakage Current		_	_	±10	μА
los¹	Output Short Circuit Current	Vcc = 5V Vout = 0.5V	-30		-150	mA
lcc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 25MHz	_	75	130	mA

¹⁾ One output at a time for a maximum duration of one second. Vour = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-20L Military

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
Tc	Case Temperature	-55	125	°C
Vcc	Supply Voltage	4.5	5.5	V
VIL	Input Low Voltage	Vss - 0.5	0.8	٧
ViH	Input High Voltage	2.0	Vcc+1	٧
lol	Low Level Output Current		12	mA
Юн	High Level Output Current		- 2.0	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-20L Military

GAL16 / 20V8A-20L Military

Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	i, I/O	0	Combinational Propagation Delay	1	3	20	ns
tco	2	CLK	Q	Clock to Output Delay	1	2	15	ns
ten	3	I, I/O	0	Output Enable, Z → O	2		20	ns
	4	ŌĒ	Q	Output Register Enable, Z → Q	2		18	ns
tdis	5	1, 1/0	0	Output Disable, O → Z	3		20	ns
35.10	6	ŌĒ	Q	Output Register Disable, Q → Z	3		18	ns

¹⁾ Refer to Switching Test Conditions section.


PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
f ,,	7	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})	1	0	41.7	MHz
T clk	8	Clock Frequency with Feedback ¹ = 1 / (t _{su} + t _{co})	1	0	33.3	MHz
+		O . T . I . E . II . I . C . C . I . A		4 ***		

Setup Time, Input or Feedback, before CLK 1 **Tsu** 9 ns 15 th 10 Hold Time, Input or Feedback, after CLK 1 0 กร 11 Clock Pulse Duration, High² 12 กร tw 12 Clock Pulse Duration, Low² 12 กร

1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.

2) Clock pulses of widths less than the specification may be detected as valid clock signals.

AC RECOMMENDED OPERATING CONDITIONS





ELECTRICAL CHARACTERISTICS

GAL16 / 20V8A-20Q Military

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage			_	0.5	V
Vон	Output High Voltage		2.4			V
lic, lih	Input Leakage Current			_	±10	μА
lvora	Bidirectional Pin Leakage Current		_	_	±10	μА
los¹	Output Short Circuit Current	Vcc = 5V	-30	_	-150	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V floggle = 15MHz		45	65	mA

¹⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAL16 / 20V8A-20Q Military

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
Tc	Case Temperature	- 55	125	°C
Vcc	Supply Voltage	4.5	5.5	V
VIL	Input Low Voltage	Vss - 0.5	0.8	V
VIH	Input High Voltage	2.0	Vcc+1	V
loL	Low Level Output Current		12	mA
Іон	High Level Output Current		-2.0	mA



SWITCHING CHARACTERISTICS

GAL16 / 20V8A-20Q Military


Over Recommended Operating Conditions

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
t pd	1	I, I/O	0	Combinational Propagation Delay	1	3	20	ns
tco	2	CLK	Q	Clock to Output Delay	.1	2	15	ns
ten	3	I, I/O	0	Output Enable, Z → O	2		20	ns
	4	ŌĒ	a	Output Register Enable, Z → Q	2	-	18	ns
tdis	5	I, I/O	0	Output Disable, O → Z	3		20	ns
10.0	6	ŌĒ	a	Output Register Disable, Q → Z	3		18	ns

¹⁾ Refer to Switching Test Conditions section.

AC REC	MIC	MENDED OPERATING CONDITIONS	GAL16 / 20	V8A-2	OQ Mi	litary
PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
fclk	7	Clock Frequency without Feedback ¹ = 1 / (t _{wh} + t _{wl})	1	0	41.7	MHz
ICIK	8	Clock Frequency with Feedback¹ = 1 / (t _{su} + t _{co})	1	0	33.3	MHz
tsu	9	Setup Time, Input or Feedback, before CLK ↑	_	15	_	ns
t h	10	Hold Time, Input or Feedback, after CLK↑	_	0	_	ns
	11	Clock Pulse Duration, High²	_	12		ns
tw	12	Clock Pulse Duration, Low ²		12		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.





OUTPUT LOGIC MACROCELL (OLMC)


The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three OLMC configuration modes possible: registered, complex, and simple. These are illustrated in the diagrams on the following pages. You cannot mix modes, either all OLMCs are simple, complex, or registered (in registered mode the output can be combinational or registered).

The outputs of the AND array are fed into an OLMC, where each output can be individually set to active high or active low, with either combinational (asynchronous) or registered (synchronous)

configurations. A common output enable is connected to all registered outputs; or a product term can be used to provide individual output enable control for combinational outputs in the registered mode or combinational outputs in the complex mode. There is no output enable control in the small mode. The output logic macrocell provides the designer with maximum output flexibility in matching signal requirements, thus providing more functionality than possible with existing 20 and 24-pin PAL® devices.

The six valid macrocell configurations, two configurations per mode, are shown in each of the macrocell equivalent diagrams. Pin and macrocell functions are detailed in the following diagrams.






REGISTERED MODE

In the Registered architecture mode macrocells are configured as dedicated, registered outputs or as I/O functions.

Architecture configurations available in this mode are similar to the common 16R8, 20R6 and 16RP4 devices with various permutations of polarity, I/O and register placement. All registered macrocells share common clock and \overline{OE} control pins. Any macrocell can be configured as registered or I/O. Up to 8 registers or up to 8 I/O's are possible in this mode. Dedicated input or output functions can be implemented as sub-sets of the I/O function.

Registered outputs have 8 data product terms per output. I/O's have 7 data product terms per output.



Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



COMPLEX MODE


In the Complex architecture mode macrocells are configured as output only or I/O functions.

Architecture configurations available in this mode are similar to the common 16L8, 20L8 and 16P8 devices with programmable polarity in each macrocell.

Up to 6 I/O's are possible in this mode. Dedicated inputs or out-

puts can be implemented as sub-sets of the I/O function. The two "outboard" macrocells do not have input capability. Designs requiring 8 I/O's can be implemented in the Registered mode.

All macrocells have 7 data product terms per output. One product term is used for programmable OE control. Pins 1 and 11 on a GAL16V8A, and pins 1 and 13 on a GAL20V8A, are always available as data inputs into the AND array.



Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.




SIMPLE MODE

In the Simple architecture mode pins are configured as dedicated inputs or as dedicated, always active, combinational outputs.

Architecture configurations available in this mode are similar to the common 10L8, 18H4 and 16P6 devices with many permutations of generic polarity output or input choices. All outures are associated with 8 data product terms. In addition, each output has programmable polarity.

Pins 1 and 11 on a GAL16V8A, and pins 1 and 13 on a GAL20V8, are always available as data inputs into the AND array. The "center" two macrocells (GAL16V8A pins 15 &16, GAL20V8A pins 18 & 19) cannot be used in the input configuration.



Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



ELECTRONIC SIGNATURE

An electronic signature (ES) is provided with every GAL16V8A and GAL20V8A device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

NOTE: The ES is included in checksum calculations. Changing the ES will alter the checksum.

SECURITY CELL

A security cell is provided with every GAL16V8A and GAL20V8A device as a deterrent to unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the AND array. This cell can be erased only during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

INPUT BUFFERS

GAL16V8A and GAL20V8A devices are designed with TTL level compatible input buffers. These buffers, with their characteristically high impedance, load driving logic much less than traditional bipolar devices. This allows for a greater fan out from the driving logic.

GAL16V8A and GAL20V8A devices do not possess active pullups within their input structures. As a result, Lattice recommends that all unused inputs and tri-stated I/O pins be connected to another active input, V_{cc}, or GND. Doing this will tend to improve noise immunity and reduce I_{cc} for the device.

OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

GAL16V8A and GAL20V8A devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.


LATCH-UP PROTECTION

GAL16V8A and GAL20V8A devices are designed with an onboard charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pull-up instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

BULK ERASE MODE

Before writing a new pattern into a previously programmed part, the old pattern must first be erased. This erasure is done automatically by the programming hardware as part of the programming cycle and takes only 50 milliseconds.

POWER-UP RESET



Circuitry within the GAL16V8A and GAL20V8A provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (t_{RESET} , 45µs MAX). As a result, the state on the registered output pins (if they are enabled through $\overline{\text{OE}}$) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up.

The timing diagram for power-up is shown above. Because of asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the GAL 16V8A and GAL20V8A. First, the $\rm V_{co}$ rise must be monotonic. Second, the clock input must become a proper TTL level within the specified time ($\rm t_{PR}$, 100ns MAX). The registers will reset within a maximum of $\rm t_{RESET}$ time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met.



