

# System Reset Monolithic IC PST572

## Product Features

This IC functions in a variety of CPU systems and other logic systems, to detect power supply voltage and reset the system accurately when power is turned on or interrupted. This ultra-low current consumption low reset type system reset IC was developed using high resistance process and low current circuit design technology.

## Product Features

1. Ultra-low current consumption	$I_{CCH}=1\mu A$ typ.	$I_{CCL}=180\mu A$ typ.
2. Low operating limit voltage	0.65V typ.	
3. Output current high for ON	30mA typ.	
4. Hysteresis voltage provided in detection voltage	50mV typ.	
5. 10 ranks of detection voltage	PST572 C : 4.5V typ. D : 4.2V typ. E : 3.9V typ. F : 3.6V typ. G : 3.3V typ.	H : 3.1V typ. I : 2.9V typ. J : 2.7V typ. K : 2.5V typ. L : 2.3V typ.

## Product Name


MMP-3A (PST572□M)

TO-92A (PST572□)

\*□contains detection voltage rank.


## Application Examples

1. Reset circuits in microcomputers, CPUs and MPUs.
2. Logic circuit reset circuits.
3. Battery voltage check circuits.
4. Back-up power supply switching circuits.
5. Level detection circuits.



TO-92A


1	Vcc
2	GND
3	OUT



MMP-3A

1	Vcc
2	GND
3	OUT

**External circuit connection diagram**



**Electrical characteristics specification (Ta=25°C)**

Item	Symbol	Rating	Units
Storage temperature	T <sub>STG</sub>	-40~+125	°C
Operating temperature	T <sub>OPR</sub>	-20~+75	°C
Power supply voltage	V <sub>CC</sub> max.	-0.3~10	V
Allowable loss	P <sub>d</sub>	200(MMP-3A) 300(TO-92A)	mW

**Electrical characteristics (Ta=25°C)(Except where noted otherwise, resistance unit is Ω)**


Item	Symbol	Measurement circuit	Measurement conditions	Min.	Typ.	Max.	Units
Detection voltage	Vs	1	R <sub>L</sub> =470 V <sub>OL</sub> ≤0.4V V <sub>CC</sub> =H→L	PST572C	4.3	4.5	4.7
				PST572D	4.0	4.2	4.4
				PST572E	3.7	3.9	4.1
				PST572F	3.4	3.6	3.8
				PST572G	3.1	3.3	3.5
				PST572H	2.9	3.1	3.3
				PST572I	2.75	2.90	3.05
				PST572J	2.55	2.70	2.85
				PST572K	2.35	2.50	2.65
				PST572L	2.15	2.30	2.45
Hysteresis voltage	ΔVs	1	R <sub>L</sub> =470, V <sub>CC</sub> =L→H→L	25	50	100	mV
Detection voltage temperature coefficient	V <sub>s</sub> /ΔT	1	R <sub>L</sub> =470, Ta= -20°C~+75°C		±0.01		%/ °C
Low-level output voltage	V <sub>OL</sub>	1	V <sub>CC</sub> =Vs min.-0.05V, R <sub>L</sub> =470		0.1	0.4	V
Output leakage current	I <sub>OH</sub>	1	V <sub>CC</sub> =10.0V			±0.1	μA
Circuit current while on	V <sub>CC</sub> L	1	V <sub>CC</sub> =Vs min.-0.05V, R <sub>L</sub> =∞		180	300	μA
Circuit current while off	I <sub>CC</sub> H	1	V <sub>CC</sub> =Vs typ./ 0.85V, R <sub>L</sub> =∞		1.0	1.8	μA
"H" transport delay time	t <sub>pLH</sub>	2	R <sub>L</sub> =4.7kΩ, C <sub>L</sub> =100pF *1		30	60	μS
"L" transport delay time	t <sub>pHL</sub>	2	R <sub>L</sub> =4.7kΩ, C <sub>L</sub> =100pF *1		7	20	μS
Operation limit voltage	V <sub>opL</sub>	1	R <sub>L</sub> =4.7kΩ, V <sub>OL</sub> ≤0.4V		0.65	0.85	V
Output current while on I	I <sub>OL</sub> I	1	V <sub>CC</sub> =Vs min.-0.05V, R <sub>L</sub> =0	8	30		mA
Output current while on II	I <sub>OL</sub> II	1	Ta=-20°C~+75°C *2	5			mA

\*1 : t<sub>pLH</sub> : V<sub>CC</sub>=(Vs typ.-0.4V)→(Vs typ.+0.4V), t<sub>pHL</sub> : V<sub>CC</sub>=(Vs typ.+0.4V)→(Vs typ.-0.4V)

\*2 : V<sub>CC</sub>=Vs min.-0.15V


### Measurement circuit

[1]




A : DC ammeter  
 V : DC voltmeter  
 CRT: Oscilloscope

[2]



Input pulse




0V

Note: Input model is an example for PST572C.


### Characteristics

(Example: PST572C)


#### ■ V<sub>CC</sub> vs. V<sub>OUT</sub>




#### ■ V<sub>CC</sub> vs. I<sub>CC</sub>




#### ■ V<sub>S</sub> vs. T<sub>a</sub>




#### ■ $\Delta V_s$ vs. T<sub>a</sub>




■ IoL vs. Ta




■ VoL vs. Ta




■ IccH vs. Ta




■ IccL vs. Ta




■ CL(RL) vs. tpLH



■ Pd vs. Ta




## Timing Diagram



## Application Circuits

### 1. Normal hard reset



Delay time (tpLH)

$$\leq C_L \times R_L \times \left[ \ln \frac{V_{CC}}{V_{CC} - (V_s \text{cpu} + 0.2)} \right] + 0.025(\text{mS})$$


$C_L$  :  $\mu\text{F}$  ·  $V_s \text{cpu}$  : Reset threshold voltage of CPU, MPU, etc.

$R_L$  :  $k\Omega$

Voltage: V

Note: Connect a capacitor between IC pins 1 and 2 if Vcc line impedance is high.

### 2. Manual reset added




Note 1: Use  $R_L$ ,  $C_L$  and  $R_m$  to prevent manual switch chattering. Note that  $R_m$  should be set to the following conditions.

$$R_m \leq 1/20 R_L$$


Note 2: Connect a capacitor between IC pins 1 and 2 if Vcc line impedance is high.

### 3. Battery checker (LED ON for high voltage)




Note: Connect a capacitor between IC pins 1 and 2 if V<sub>CC</sub> line impedance is high.

### 4. Battery checker (LED ON for low voltage)



Note: Connect a capacitor between IC pins 1 and 2 if V<sub>CC</sub> line impedance is high.

### 5. Hysteresis voltage UP method



When increasing hysteresis voltage for stable system operation, determine R<sub>H</sub> as follows and connect externally.

However, I<sub>CCH</sub> is -5000PPM/°C so perform temperature compensation at R<sub>H</sub> when using over a wide temperature range.

Hysteresis voltage UP amount ( $\Delta V_{sup}$ ) is  

$$\Delta V_{sup} = R_H \cdot I_{CC}$$

Total hysteresis voltage ( $\Delta V_{total}$ ) is  

$$\Delta V_{total} = V_s + \Delta V_{sup}$$

Note: Connect a capacitor between IC pins 1 and 2 if V<sub>CC</sub> line impedance is high.