

M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5256CFP,VP,RV is determined by a combination of the device control inputs $\bar{S}$, $\bar{W}$ and $\bar{OE}$. Each mode is summarized in the function table.

A write cycle is executed whenever the low level $\bar{W}$ overlaps with the low level $\bar{S}$. The address must be set-up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of $\bar{W}$, $\bar{S}$, whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable $\bar{OE}$ directly controls the output stage. Setting the $\bar{OE}$ at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting $\bar{W}$ at a high level and $\bar{OE}$ at a low level while $\bar{S}$ are in an active state.

When setting $\bar{S}$ at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\bar{S}$. The power supply current is reduced as low as the stand-by current which is specified as Icc3 or Icc4, and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	DQ	Icc
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	D _{in}	Active
L	H	L	Read	D _{out}	Active
L	H	H		High-impedance	Active

BLOCK DIAGRAM



M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	- 0.3~7	V
V _I	Input voltage		- 0.3~V _{CC} + 0.3	V
V _O	Output voltage		0~V _{CC}	V
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		- 65~150	°C

* - 3.0V in case of AC (Pulse width ≥ 30ns)

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 2.7~5.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits 1 (V _{CC} = 5V ± 10%)			Limits 2 (V _{CC} = 3V ± 10%)			Unit
			Min	Typ	Max	Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3	2.0		V _{CC} +0.3	V
V _{IL}	Low-level input voltage		- 0.3*		0.8	- 0.3*		0.6	V
V _{OH1}	High-level output voltage 1	I _{OH} = - 1mA (V _{CC} = 5V ± 10%) I _{OH} = - 0.5mA (V _{CC} = 3V ± 10%)	2.4			2.4			V
V _{OH2}	High-level output voltage 2	I _{OH} = - 0.1mA (V _{CC} = 5V ± 10%) I _{OH} = - 0.05mA (V _{CC} = 3V ± 10%)	V _{CC} -0.5			V _{CC} -0.5			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA (V _{CC} = 5V ± 10%) I _{OL} = 1mA (V _{CC} = 3V ± 10%)			0.4			0.4	V
I _I	Input leakage current	V _I = 0~V _{CC}			± 1			± 1	μA
I _O	Output leakage current	$\bar{S}$ = V _{IH} or OE = V _{IH} , V _{I/O} = 0~V _{CC}			± 1			± 1	μA
I _{CC1}	Active supply current (AC, MOS level)	$\bar{S}$ ≤ 0.2V Other inputs ≤ 0.2V or ≥ V _{CC} - 0.2V Output open	Min. cycle	30	45		10	20	mA
			1MHz	4	8		1.5	3	
I _{CC2}	Active supply current (AC, TTL level)	$\bar{S}$ = V _{IL} , Other inputs = V _{IL} or V _{IH} Output open	Min. cycle	35	50		10	20	mA
			1MHz	5	10		1.5	3	
I _{CC3}	Stand-by supply current	$\bar{S}$ ≥ V _{CC} - 0.2V, Other inputs = 0~V _{CC}	- VLL		20			11	μA
			- VXL	0.1	5		0.05	2.2	
I _{CC4}	Stand-by supply current	$\bar{S}$ = V _{IH} , Other inputs = 0~V _{CC}			3			0.3	mA

* - 3.0V in case of AC (Pulse width ≤ 30ns)

CAPACITANCE (T_a = 0~70°C, V_{CC} = 2.7~5.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I = GND, V _I = 25mV _{rms} , f = 1MHz			6	pF
C _O	Output capacitance	V _O = GND, V _O = 25mV _{rms} , f = 1MHz			8	pF

Note 1. Direction for current flowing into IC is indicated as positive.(no mark)

2. Typical value is V_{CC} = 5V or 3V, T_a = 25°C.

3. C_I, C_O are periodically sampled and are not 100% tested.

M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 2.7 \sim 5.5\text{V}$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse level $V_{IH} = 2.4\text{V}$, $V_{IL} = 0.6\text{V}$ ($V_{CC} = 5\text{V} \pm 10\%$)

$V_{IH} = 2.2\text{V}$, $V_{IL} = 0.4\text{V}$ ($V_{CC} = 3\text{V} \pm 10\%$)

Input rise and fall time 5ns

Reference level $V_{OH} = V_{OL} = 1.5\text{V}$

Transition is measured $\pm 500\text{mV}$ from steady state voltage.(for t_{en} , t_{dis})

Output loads Fig.1, $C_L = 100\text{pF}$ (FP, VP, RV-15VLL, -15VXL)

$C_L = 50\text{pF}$ (FP, VP, RV-12VLL, -12VXL)

$C_L = 5\text{pF}$ (for t_{en} , t_{dis})





Fig.1 Output load

(2) READ CYCLE

Symbol	Parameter	Limits						Unit
		M5M5256C-12VLL M5M5256C-12VXL			M5M5256C-15VLL M5M5256C-15VXL			
		Min	Typ	Max	Min	Typ	Max	
tCR	Read cycle time	120			150			ns
ta(A)	Address access time			120			150	ns
ta(S)	Chip select access time			120			150	ns
ta(OE)	Output enable access time			60			75	ns
tdis(S)	Output disable time after S high			35			40	ns
tdis(OE)	Output disable time after OE high			35			40	ns
ten(S)	Output enable time after S low	10			10			ns
ten(OE)	Output enable time after OE low	10			10			ns
tv(A)	Data valid time after address	10			10			ns

(3) WRITE CYCLE


Symbol	Parameter	Limits						Unit
		M5M5256C-12VLL M5M5256C-12VXL			M5M5256C-15VLL M5M5256C-15VXL			
		Min	Typ	Max	Min	Typ	Max	
tCW	Write cycle time	120			150			ns
tw(W)	Write pulse width	80			90			ns
tsu(A)	Address set up time	0			0			ns
tsu(A-WH)	Address set up time with respect to $\overline{W}$ high	90			100			ns
tsu(S)	Chip select set up time	90			100			ns
tsu(D)	Data set up time	45			50			ns
th(D)	Data hold time	0			0			ns
trec(W)	Write recovery time	0			0			ns
t _{dis} (W)	Output disable time after $\overline{W}$ low			35			40	ns
t _{dis} (OE)	Output disable time after $\overline{OE}$ high			35			40	ns
ten(W)	Output enable time after $\overline{W}$ high	10			10			ns
ten(OE)	Output enable time after $\overline{OE}$ low	10			10			ns



M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

Write cycle ($\bar{S}$ control mode)



- Note 4. Hatching indicates the state is don't care.
 Note 5. Writing is executed in overlap of $\bar{S}$ and $\bar{W}$ low.
 Note 6. If $\bar{W}$ goes low simultaneously with or prior to $\bar{S}$, the output remains in the high-impedance state.
 Note 7. Don't apply inverted phase signal externally when DQ pin is in output mode.
 Note 8. t_{en} , t_{dis} are periodically sampled and are not 100% tested.

M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power down supply voltage		2			V
V _{I(S)}	Chip select input $\bar{S}$	2.2V ≤ V _{CC(PD)}	2.2			V
		2V ≤ V _{CC(PD)} ≤ 2.2V		V _{CC(PD)}		
I _{CC(PD)}	Power down supply current	V _{CC} = 3V, Other inputs = 3V			10*	μA
		-VLL				
		-VXL		0.05	2**	

* Ta = 25°C, I_{CC(PD)} = 1 μA

** Ta = 25°C, I_{CC(PD)} = 0.2 μA

(2) TIMING REQUIREMENTS (Ta = 0~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(PD)}	Power down set up time		0			ns
t _{rec(PD)}	Power down recovery time		t _{CR}			ns

(3) POWER DOWN CHARACTERISTICS

 $\bar{S}$ control mode
