

CAT28LV64

64K-Bit CMOS E2PROM

FEATURES

- 3.0V to 3.6 V Supply
- Read Access Times:
 - 250/300/350ns
- Low Power CMOS Dissipation:
 - Active: 8 mA Max.
 - Standby: 100 μA Max.
- Simple Write Operation:
 - On-Chip Address and Data Latches
 - Self-Timed Write Cycle with Auto-Clear
- Fast Write Cycle Time:
 - 5ms Max.


- **■** Commercial and Industrial Temperature Ranges
- CMOS and TTL Compatible I/O
- Automatic Page Write Operation:
 - 1 to 32 Bytes in 5ms
 - Page Load Timer
- End of Write Detection:
 - Toggle Bit
 - DATA Polling
- Hardware and Software Write Protection
- 100,000 Program/Erase Cycles
- 100 Year Data Retention

DESCRIPTION

The CAT28LV64 is a low voltage, low power, CMOS E²PROM organized as 8K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and V_{CC} power up/down write protection eliminate additional timing and protection hardware. DATA Polling and Toggle status bit signal the start and end of the self-timed write cycle. Additionally, the CAT28LV64 features hardware and software write protection.

The CAT28LV64 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 100 years. The device is available in JEDEC approved 28-pin DIP, TSOP and SOIC or 32-pin PLCC and TSOP packages.

BLOCK DIAGRAM



© 1996 by Catalyst Semiconductor, Inc.


PIN CONFIGURATION

DIP Package (P) SOIC Package (J, K) 28 NC CT-1 t⊐ vcc b vcc NC E ᇦᄦ 2 27 A12 [⊢ we A12 [2 27 D NC E vc A7 [3 26 A7 [3 26 A6 □ 4 25 L AR A₆ □ 25 □ A8 A₅ 🗀 5 24 E Ag A₅ □ 5 24 □ A₀ A4 🗀 6 23 23 🗀 A₁₁ A4 🗆 6 A3 [7 22 22 b 0E 7 A3 🗆 21 ₽ A10 A2 [R A₂ \square 8 21 A10 20 A₁ 9 A₁ □ 20 D CE Ao 🗀 10 19 **A**0 □ 10 19 🗀 1/07 1/00 🗀 11 18 I/O₀ □ 11 18 🗖 I/O6 1/01 12 17 VO1 □ b 1/05 12 17 1/02 13 16 1/02 □ 13 16 🗠 1/04 Vss 🗀 14 15 15 🗀 1/03 V_{SS} □ 14


PIN FUNCTIONS

Pin Name	Function
A ₀ -A ₁₂	Address Inputs
1/00-1/07	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WÉ	Write Enable
Vcc	3.0 to 3.6 V Supply
Vss	Ground
NC	No Connect






TSOP Top View (8mm x 14mm) (T14)
TSOP Top View (8mm x 20mm) (T)



TSOP Top View (8mm x 13.4mm) (T13)



28LV64 F03

8

MODE SELECTION

Mode	CE	WE	ŌĒ	VO	Power
Read	L	н	L	Dout	ACTIVE
Byte Write (WE Controlled)	L	\ <u>\</u>	Н	DIN	ACTIVE
Byte Write (CE Controlled)	\	L	Н	DiN	ACTIVE
Standby, and Write Inhibit	Н	×	Х	High-Z	STANDBY
Read and Write Inhibit	Х	н	Н	High-Z	ACTIVE

CAPACITANCE TA = 25°C, f = 1.0 MHz

Symbol	Test	Max.	Units	Conditions
C _{I/O} ⁽¹⁾	Input/Output Capacitance	10	pF	V _{I/O} = 0V
C _{IN} (1)	Input Capacitance	6	pF	V _{IN} = 0V

ABSOLUTE MAXIMUM RATINGS*

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Test Method
N _{END} ⁽¹⁾	Endurance	10 ⁴ or 10 ⁵		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽¹⁾	Data Retention	100	-	Years	MIL-STD-883, Test Method 1008
V _{ZAP} (1)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
_{LTH} (1)(4)	Latch-Up	100		mA	JEDEC Standard 17

Note

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(3) Output shorted for no more than one second. No more than one output shorted at a time.

(4) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V_{CC} +1V.

⁽²⁾ The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.

D.C. OPERATING CHARACTERISTICS

 V_{CC} = 3.0V to 3.6V, unless otherwise specified.

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
lcc	V _{CC} Current (Operating, TTL)			8	mA	CE = OE = V _{IL} , f = 1/t _{RC} min, All I/O's Open
IsBC ⁽¹⁾	Vcc Current (Standby, CMOS)			100	μА	CE = V _{IHC} , All I/O's Open
ILI	Input Leakage Current	-1		1	μА	V _{IN} = GND to V _{CC}
ILO	Output Leakage Current	-5		5	μА	Vout = GND to V _{CC} , CE = V _{IH}
V _{IH} ⁽¹⁾	High Level Input Voltage	2		V _{CC} +0.3	٧	
VIL	Low Level Input Voltage	-0.3		0.6	V	
Vон	High Level Output Voltage	2			V	I _{OH} = -100μA
VoL	Low Level Output Voltage			0.3	٧	I _{OL} = 1.0mA
Vwi	Write Inhibit Voltage	2			V	

(1) $V_{IHC} = V_{CC} - 0.3V$ to $V_{CC} + 0.3V$.

A.C. CHARACTERISTICS, Read Cycle

 V_{CC} = 3.0V to 3.6V, unless otherwise specified.

			28LV64-25		28LV64-30		28LV64-35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
tRC	Read Cycle Time	250		300		350		ns
tce	CE Access Time		250		300		350	ns
taa	Address Access Time		250		300		350	ns
toE	OE Access Time		100		150		150	ns
t _{L.Z} (1)	CE Low to Active Output	0		0		0		ns
toLZ ⁽¹⁾	OE Low to Active Output	0		0		0		ns
t _{HZ} (1)(2)	CE High to High-Z Output		55		60		60	ns
toHz ⁽¹⁾⁽²⁾	OE High to High-Z Output	1	55		60		60	ns
tон ⁽¹⁾	Output Hold from Address Change	0		0		0		ns

This parameter is tested initially and after a design or process change that affects the parameter.
 Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer.

Figure 1. A.C. Testing Input/Output Waveform⁽¹⁾





Figure 2. A.C. Testing Load Circuit (example)



A.C. CHARACTERISTICS, Write Cycle

 $V_{CC} \approx 3.0 V$ to 3.6V, unless otherwise specified.

		28LV	28LV64-25		28LV64-30		28LV64-35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
twc	Write Cycle Time		5		5		5	ms
tas	Address Setup Time	0		0		0		ns
tan	Address Hold Time	100		100		100		ns
tcs	CE Setup Time	0		0		0		ns
tсн	CE Hold Time	0		0		0		ns
t _{CW} ⁽²⁾	CE Pulse Time	150		150		150		ns
toes	OE Setup Time	10		10		10		ns
toen	OE Hold Time	10		10		10		ns
Jwp ⁽²⁾	WE Pulse Width	150		150		150		ns
t _{DS}	Data Setup Time	100		100		100		ns
t _{DH}	Data Hold Time	0		0		0		ns
t _{INIT} (1)	Write Inhibit Period After Power-up	5	10	5	10	5	10	ms
t _{BLC} ⁽¹⁾⁽³⁾	Byte Load Cycle Time	0.1	100	0.1	100	0.1	100	μs

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) A write pulse of less than 20ns duration will not initiate a write cycle.
- (3) A timer of duration t_{BLC} max. begins with every LOW to HIGH transition of WE. If allowed to time out, a page or byte write will begin; however a transition from HIGH to LOW within t_{BLC} max. stops the timer.

DEVICE OPERATION


Read

Data stored in the CAT28LV64 is transferred to the data bus when WE is held high, and both OE and CE are held low. The data bus is set to a high impedance state when either CE or OE goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment.


Byte Write


A write cycle is executed when both \overline{CE} and \overline{WE} are low, and \overline{OE} is high. Write cycles can be initiated using either \overline{WE} or \overline{CE} , with the address input being latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last. Data, conversely, is latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 5 ms.

Figure 3. Read Cycle



26LV64 F06





8


Page Write


The page write mode of the CAT28LV64 (essentially an extended BYTE WRITE mode) allows from 1 to 32 bytes of data to be programmed within a single E²PROM write cycle. This effectively reduces the byte-write time by a factor of 32.

Following an initial WRITE operation (\overline{WE} pulsed low, for twp, and then high) the page write mode can begin by issuing sequential \overline{WE} pulses, which load the address and data bytes into a 32 byte temporary buffer. The page address where data is to be written, specified by bits A_5 to A_{12} , is latched on the last falling edge of \overline{WE} . Each byte within the page is defined by address bits A_0 to A_4

(which can be loaded in any order) during the first and subsequent write cycles. Each successive byte load cycle must begin within t_{BLC MAX} of the rising edge of the preceding WE pulse. There is no page write window limitation as long as WE is pulsed low within t_{BLC MAX}.

Upon completion of the page write sequence, $\overline{\text{WE}}$ must stay high a minimum of t_{BLC} MAX for the internal automatic program cycle to commence. This programming cycle consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which writes new data back into the cell. A page write will only write data to the locations that were addressed and will not rewrite the entire page.





DATA Polling

DATA polling is provided to indicate the completion of write cycle. Once a byte write or page write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O₇ (I/O₀–I/O₆ are indeterminate) until the programming cycle is complete. Upon completion of the self-timed write cycle, all I/O's will output true data during a read cycle.

Toggle Bit

In addition to the $\overline{\text{DATA}}$ Polling feature, the device offers an additional method for determining the completion of a write cycle. While a write cycle is in progress, reading data from the device will result in I/O₆ toggling between one and zero. However, once the write is complete, I/O₆ stops toggling and valid data can be read from the device.

Figure 7. DATA Polling





Figure 8. Toggle Bit

8



Note:

(1) Beginning and ending state of I/O₆ is indeterminate.

28LV64 F11

HARDWARE DATA PROTECTION

The following is a list of hardware data protection features that are incorporated into the CAT28LV64.

- V_{CC} sense provides for write protection when V_{CC} falls below 2.0V min.
- (2) A power on delay mechanism, t_{INIT} (see AC characteristics), provides a 5 to 10 ms delay before a write sequence, after V_{CC} has reached 2.40V min.
- (3) Write inhibit is activated by holding any one of OE low. CE high or WE high.

(4) Noise pulses of less than 20 ns on the WE or CE inputs will not result in a write cycle.

SOFTWARE DATA PROTECTION

The CAT28LV64 features a software controlled data protection scheme which, once enabled, requires a data algorithm to be issued to the device before a write can be performed. The device is shipped from Catalyst with the software protection NOT ENABLED (the CAT28LV64 is in the standard operating mode).

Figure 9. Write Sequence for Activating Software Data Protection





Figure 10. Write Sequence for Deactivating Software Data Protection



5094 FHD F09

Note:

⁽¹⁾ Write protection is activated at this point whether or not any more writes are completed. Writing to addresses must occur within t_{BLC} Max., after SDP activation.

5094 FHD F13

To activate the software data protection, the device must be sent three write commands to specific addresses with specific data (Figure 9). This sequence of commands (along with subsequent writes) must adhere to the page write timing specifications (Figure 11). Once this is done, all subsequent byte or page writes to the device must be preceded by this same set of write commands. The data protection mechanism is activated until a deactivate sequence is issued regardless of power on/off transitions. This gives the user added inadvertent write protection on power-up in addition to the hardware protection provided.

To allow the user the ability to program the device with an E²PROM programmer (or for testing purposes) there is a software command sequence for deactivating the data protection. The six step algorithm (Figure 10) will reset the internal protection circuitry, and the device will return to standard operating mode (Figure 12 provides reset timing). After the sixth byte of this reset sequence has been issued, standard byte or page writing can commence.

Figure 11. Software Data Protection Timing






Figure 12. Resetting Software Data Protection Timing



ORDERING INFORMATION



Notes:

(1) The device used in the above example is a CAT28LV64HNI-25TE7 (100,000 Cycle Endurance, PLCC, Industrial temperature, 250 ns Access Time, Tape & Reel).