



# TWO CHANNEL 14 & 16 BIT TRACKING S/D CONVERTERS

#### DESCRIPTION

The SDC-14600/05 Series are small low cost dual Synchro- or Resolver-to-Digital Converters. The SDC-14600 Series is fixed at 14 bits, the SDC-14605 at 16 bits. The two channels are independent tracking types but share digital output pins and a common reference.

The velocity output (VEL) from the SDC-14600/05 Series, which can be used to replace a tachometer, is a 4V signal referenced to ground with a linearity of 1% of output voltage.

A BIT output is optional and is a logic line that indicates LOR, LOS, or excessive converter error. Due to pin limitations this option will exclude the velocity output (contact factory). SDC-14600/05 Series converters are available with operating temperature ranges of 0°C to +70°C and -55°C to +125°C, and 883B processing is available.

#### **APPLICATIONS**

With its low cost, small size, high accuracy, and versatile performance, the SDC-14600/05 Series converters are ideal for use in modern high-performance military and industrial position control systems. Typical applications include radar antenna positioning, navigation and fire control systems, motor control, and robotics.

#### **FEATURES**

- Fixed 14 or 16 Bit Resolution
- Small Size 28 Pin DDIP Package
- 2 Independent Converters
- Low Cost
- Velocity Output Eliminates Tachometer
- Optional BIT Output
- High Reliability Single Chip Monolithic
- -55°C to +125°C Operating Temperature Range
- 883B Processing Available




FIGURE 1. SDC-14600/05 BLOCK DIAGRAM (one channel)



TABLE 1. SDC-14600/05 SPECIFICATIONS (Each Channel)							
These specs apply over the rated power supply, temperature, and ref-							
erence frequency ranges; 10% signal amplitude variation, and 10%							
harmonic distortion. Each Channel unless stated otherwise.							
PARAMETER	UNIT	VALUE					
RESOLUTION	Bits	14	16				
ACCURACY	Min	4(8) + 1 LSB					
REPEATABILITY	LSB		nax				
DIFFERENTIAL LINEARITY	LSB	1 max					
REFERENCE INPUT		(+REF, -REF),					
_		Common to Both Channels differential					
Туре							
	<u>, ,</u>	2 & 11.8V units	90V unit 10-130				
Voltage Range	Vrms	2 - 35					
Frequency	Hz	360 - 5000	see note				
Input Impedance	Ohm	60k	270k min				
single ended differential	Ohm	120k	540k min				
Common Mode Range	Vpeak	50,	200.				
Common wood range	▼ μeaκ	100 transient	300 transient				
SIGNAL INPUT CHARACTER	ISTICS	Each Char					
90V Synchro Input (L-L)							
Zin line-to-line	Ohm	123k					
Z <sub>in</sub> line-to-ground	Ohm	80k					
Common Mode Voltage	v	180 max					
11.8V Synchro Input (L-L)							
Z <sub>in</sub> line-to-line	Ohm	52k					
Zin line-to-ground	Ohm	34k					
Common Mode Voltage	l v	30 max					
11.8V Resolver Input (L-L)							
Z <sub>in</sub> single ended	Ohm	70k					
Z <sub>in</sub> differential	Ohm	140k					
Common Mode Voltage	V	30 max					
2V Direct Input (L-L)							
Voltage Range	Vrms	2 nom, 2.3 max					
Max Voltage No Damage	V	25 cont, 100 pk transient					
Input Impedance	Ohm	20 M // 10 pF min					
DIGITAL INPUT/OUTPUT	1						
Logic Type		TTL/CMOS cor	•				
Inputs		Logic 0 = 0.8V					
		Logic 1 = 2.0V min.					
		Loading =10µa max P.U. cur-					
		rent source to +5V //5pF max. CMOS transient protected					
		UNIOS transie	ит рготества				
	1	Fach Charnel					
Inhibit (INH)(common)	1	Logic Ciphibits - Data					
ATTRIOR (11417)(COSTITION)		Logic 0 inhibits ; Data					
Enable Bits 1 to 8 (EM)	1	stable within 0.5µs					
Enable Bits 9 to 14(16) (EC)		Logic 0 enables; Data stable within 150 ns					
		Logic 1 = High Impedance					
		Data High Z wi	•				
Outmate		Common to S	oth Channels				
Outputs Percilol Data (1.14(16))	bits	8 parallel lines; 2 bytes natural					
Parailei Data (1-14(16))	UITS	*	positive logic				
}		Uniary angle,	POSITIVE TOUR				

TABLE 1. SDC-14600/05 SPECIFICATIONS (continued)						
PARAMETER	UNIT	_	VAL			
DIGITAL INPUT/OUTPUT						
Outputs (continued)	1					
Carpon (contents)		Each Ch	annel			
Drive Capability	TTL	50 pF +				
	1	Logic 0:	1 TTL h	oad, 1.6 r	nA at	
		0.4V n				
		Logic 1;	10 TTL	loads, -0	.4 mA	
		at 2.8V min			1	
	смоѕ				ing	
	1	Logic 1; +5V supply minus			ıs	
		100mV min driving				
DYNAMIC CHARACTERIST	cs		Device	Туре		
Each Channel		60H	z	400	Hz	
Input Frequency	Hz	47 - 5k		360 - 5k		
Bandwidth(Closed Loop)	Hz	15		103		
Ka	1/s <sup>2</sup>	830		53k		
A1	1/s	0.	17	1.	.33	
A2	1/s	5	•	40	k	
Α	1/s	29		230		
В	1/s	14.	5	115		
Resolution	bits	14	16	14	16	
Tracking Rate						
typical	rps	1.25	0.31	10	2.5	
minimum	rps	1	0.25	8	2	
Accelleration (1LSB lag)	deg/s <sup>2</sup>	18	4.5	1160	290	
Settling Time (179 <sup>0</sup> step max)	msec	1100	2500	140	320	
VELOCITY CHARACTERIST	ICS	Each Channel				
Polarity		Positive for increasing angle			ngle	
Voltage Range(Full Scale)	±٧	4.5 typ, 4 min				
Scale Factor	±%	10 typ	_	20 max		
Scale Factor TC	ppm/°C	100 typ	20	xx max		
Reversal Error	±%	1 typ		2 max		
Linearity	±%	0.5 ty	р	1 max		
Zero Offset	mV	5 typ		0 max		
Zero Offset TC	μV/°C	15 typ	3	30 max		
Load	kOhm		2	20 max		
Noise	(Vp/V)%					
POWER SUPPLIES		Total Device				
Nominal Voltage	V	+5	-5			
Voltage Range	±%	5	10			
Max Volt. w/o Damage	V	+7	-7			
Current	mA	24 typ,34 max				
TEMPERATURE RANGE	1	}				
Operating	°c	0.4- 70				
-30X -10X	°C	0 to +70				
	°C	-55 to +125				
Storage	<del>- U</del>	-65 to +	150			
PHYSICAL	l					
CHARACTERISTICS	,_		70	•		
Size	in	1.48 x 0				
Moight	(mm)	(37.6 x	19.8 X 5	).1)		
Weight	oz	0.66				



#### THEORY OF OPERATION

The SDC-14600/05 Series of converters are based upon a single chip CMOS custom monolithic. They are implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete high performance tracking resolver to digital converter.

Figure 1 is the Functional Block Diagram of SDC-14600/05 Series. The converter operates with  $\pm 5 \text{Vdc}$  power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of three main sections; an input front-end, a converter, and a digital interface. The converter front-end differs for synchro, resolver and direct inputs. An electronic Scott-T is used for synchro inputs, a resolver conditioner for resolver inputs and a sine and cosine voltage follower for direct inputs. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 14 bit digital angle  $\phi$ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of SIN $\theta$ COS $\phi$ -COS $\theta$ SIN $\phi$ =SIN( $\theta$ - $\phi$ ) using amplifiers, switches, logic and capacitors in precision ratios.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters ratioed capacitors are used in the CT, instead of the more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The dc error is integrated yielding a velocity voltage which in turn drives a voltage controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which together with the velocity integrator forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above.

#### TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its Functional Block Diagram and its Bode Plots (open and closed loop); These are shown in figures 1 and 2.

The open loop transfer function is as follows:

Open Loop Transfer Function = 
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where A is the gain coefficient

and B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator

gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod)
- Integrator gain =  $\frac{1}{R_i C_i}$  volts per second per volt
- VCO Gain =  $\frac{1}{1.25 \text{RyCy}}$  LSBs per second per volt

#### **GENERAL SETUP CONSIDERATIONS**

The following recommendations should be considered when hooking up the SDC-14600/05 Series converters:

- Power supplies are ±5Vdc. For lowest noise performance it is recommended that a 0.1 µF or larger cap be connected from each supply to ground near the converter package.
- 2) Direct inputs are referenced to A GND.

#### INHIBIT and ENABLE TIMING

The Inhibit (INH) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an Inhibit signal does not interfere with the continuous tracking of the converter. As shown in figure 3, angular output data is valid 500 nanoseconds maximum after the application of the low-going inhibit pulse.

Output angle data is enabled onto the tri-state data bus in four bytes. The Enable MSB (EM A or EM B) is used for the most significant 8 bits and Enable LSB (EL A or EL B) is used for the least significant bits. As shown in figure 4, output data is valid 150 nanoseconds maximum after the application of a low-going enable pulse. The tri-state data bus returns to the high impedance state 100 nanoseconds maximum after the rising edge of the enable signal.




FIGURE 2. BODE PLOTS






FIGURE 4. ENABLE TIMING

#### **NO FALSE 180° HANGUP**

This feature eliminates the "false 180° reading" during instantaneous 180° step changes; this condition most often occurs when the input is "electronically switched" from a digital-to-synchro converter. If the "MSB" (or 180° bit) is "toggled" on and off, a converter without the "false 180° hangup" feature may fail to respond.

The condition is artificial, as a "real" synchro or resolver can't change its output 180° instantaneously. The condition is most often noticed during wrap-around verification tests, simulations, or troubleshooting.

TABLE 2. PINOUT (28 PIN)*									
1	S1A(S)	S1A(R)	A GND(D)	8	+REF	(+Reference Input)			
2	S2A(S)	S2A(R)	+COS(D)	27	- REF	(-Reference Input)			
3	S3A(S)	S3A(R)	+SIN(D)	26	- 5V	(Power Supply)			
4	N.C.	S4A(R)	N.C.	25	VEL A	(Velocity Output)			
5	Bit 1(MS	SB)	/Bit 9	24	EM A	(Enable MSBs)			
6	Bit 2		/Bit 10	23	EL A	(Enable LSBs)			
7	Bit 3		/Bit 11	22	GND	(Ground)			
8	Bit 4		/Bit 12	21	+5V	(Power Supply)			
9	Bit 5		/Bit 13	ଷ	EL B	(Enable LSBs)			
10	Bit 6		/Bit 14	19	EM B	(Enable MSBs)			
11	Bit 7		/Bit 15**	18	N.C.	S4B(R)	N.C.		
12	Bit 8		/Bit 16**	17	S3B(S)	S3B(R)	+SIN(D)		
13	INH	(Inhibit)		16	S2B(S)	S2B(R)	+COS(D)		
14	VEL 8	(Velocity	Output)	15	S1B(S)	S1B(R)	AGND(D)		

<sup>\*</sup> Note: (S) = Synchro; (R) = Resolver; (D) = 2V Resolver Direct





FIGURE 5. SDC-14600/05 MECHANICAL OUTLINE
ORDERING INFORMATION



<sup>\* -55°</sup> to +125°C Temperature range only.

<sup>\*\*</sup> Note: SDC-14605 Series only