Providing improved output current limiting, the UDK/UDN/UDQ2549B and UDK/UDN/UDQ2549EB quad power drivers combine AND logic gates and high-current bipolar outputs with complete output protection. Each of the four outputs will sink 600 mA in the on state. The outputs have a minimum breakdown voltage (load dump) of 60 V and a sustaining voltage of 40 V. The inputs are compatible with TTL and 5 V CMOS logic systems.

Over-current protection for each channel has been designed into these devices and is activated at approximately 1 A. It protects each

Over-current protection for each channel has been designed into these devices and is activated at approximately 1 A. It protects each output from short circuits with supply voltages up to 25 V. When an output current trip point is reached, that output stage is driven linearly resulting in a reduced output current level. If an over-current or short circuit condition continues, the thermal limiting circuits will first sense the rise in junction temperature and then the rise in chip temperature, further decreasing the output current. Under worst-case conditions, the six devices in this family will tolerate short-circuits on all outputs, simultaneously.

These devices can be used to drive various loads including incandescent lamps (without warming or limiting resistors) or inductive loads such as relays, solenoids, or dc stepping motors.

The suffix 'B' devices are 16-pin power DIPs while the suffix 'EB' devices are 28-lead power PLCCs for surface-mount applications. Both packages are of batwing construction to provide for maximum package power dissipation.

ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

UDx2549B (DIP)

GROUND

GROUND

OUT₂

OUT₁ 8

16

15 IN₃

13

11

10 IN₂

14 ENABLE

GROUND

GROUND

 v_{cc}

IN ₁

Dwg. PP-017-1

Output Voltage, V _{OUT}	60 V
Over-Current Protected Output Voltage,	
V _{OUT}	25 V
Output Current, I _{OUT} 1.0) A*
Supply Voltage, V _{CC}	.0 V
Input Voltage, V _{IN} or V _{EN}	.0 V
Package Power Dissipation,	
P _D See Gr	aph
Operating Temperature Range, T _A	
Prefix 'UDK'40°C to +12	5°C
Prefix 'UDN'20°C to +8	5°C
Prefix 'UDQ'40°C to +8	5°C
Storage Temperature Range,	
T _S 55°C to +15	0°C


*Outputs are peak current limited at approximately 1.0 A per driver. See Circuit Description and Applications for further information.

FEATURES


- 600 mA Output Current per Channel
- Independent Over-Current Protection for Each Driver
- Thermal Protection for Device and Each Driver
- Low Output-Saturation Voltage
- Integral Output Flyback Diodes
- TTL and 5 V CMOS Compatible Inputs
- Pin-Compatible With UDN2543B/EB


Always order by complete part number: a prefix to indicate operating temperature range + the basic four-digit part number + a suffix to indicate package style, e.g., **UDK2549EB**.





UDx2549EB (PLCC)







ELECTRICAL CHARACTERISTICS at T_A = +25°C (prefix 'UDN') or over operating temperature range (prefix 'UDK' or 'UDQ'), V_{CC} = 4.75 V to 5.25 V

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{OUT} = 60 \text{ V}, V_{IN} = 0.8 \text{ V}, V_{EN} = 2.0 \text{ V}$	_	<1.0	100	μΑ
		$V_{OUT} = 60 \text{ V}, V_{IN} = 2.0 \text{ V}, V_{EN} = 0.8 \text{ V}$	_	<1.0	100	μΑ
Output Sustaining Voltage	V _{OUT(SUS)}	$I_{OUT} = 100 \text{ mA}, V_{IN} = V_{EN} = 0.8 \text{ V}$	40	_	_	V
Output Saturation Voltage	V _{OUT(SAT)}	I _{OUT} = 100 mA	_	_	200	mV
		I _{OUT} = 400 mA	_	_	400	mV
		I _{OUT} = 600 mA	_	_	600	mV
Over-Current Trip	I _{TRIP}		_	1.0	_	Α
Input Voltage	Logic 1	$V_{IN(1)}$ or $V_{EN(1)}$	2.0	_	_	V
	Logic 0	V _{IN(0)} or V _{EN(0)}	_	_	0.8	V
Input Current	Logic 1	$V_{IN(1)}$ or $V_{EN(1)} = 2.0 \text{ V}$	_	_	10	μΑ
	Logic 0	$V_{IN(0)}$ or $V_{EN(0)} = 0.8 \text{ V}$	_	_	-10	μΑ
Total Supply Current	I _{CC}	$I_{OUT} = 600 \text{ mA}, V_{IN}^* = V_{EN} = 2.0 \text{ V}$	_	_	65	mA
		All Outputs OFF	_	_	15	mA
Clamp Diode Forward Voltage	V _F	I _F = 1.0 A	_		1.7	V
Clamp Diode Leakage Current	I _R	$V_R = 60 \text{ V}, D_1 + D_2 \text{ or } D_3 + D_4$	_	_	50	μΑ
Thermal Limit	TJ		_	165	_	°C


Typical Data is for design information only.

Negative current is defined as coming out of (sourcing) the specified terminal.


As used here, -100 is defined as greater than +10 (absolute magnitude convention) and the minimum is implicitly zero.

^{*} All inputs simultaneously, all other tests are performed with each input tested separately.

TYPICAL OUTPUT CHARACTERISTIC



TYPICAL OUTPUT BEHAVIOR



CIRCUIT DESCRIPTION AND APPLICATION

INCANDESCENT LAMP DRIVER

High incandescent lamp turn-ON/in-rush currents can contribute to poor lamp reliability and destroy semiconductor lamp drivers. Warming or current-limiting resistors protect both driver and lamp but use significant power either when the lamp is OFF or when the lamp is ON, respectively. Lamps with steady-state current ratings up to 600 mA can be driven by these devices without the need for warming (parallel) or current-limiting (series) resistors.

When an incandescent lamp is initially turned ON, the cold filament is at minimum resistance and would normally allow a 10x to 12x in-rush current. With the these drivers, during turn-ON, the high in-rush current is sensed by the internal low-value sense resistor. Drive current to the output stage is then diverted by the shunting transistor, and the load current is momentarily limited to approximately 1.0 A. During this short transition period, the output current is reduced to a value dependent on supply voltage and filament resistance. During lamp warmup, the filament resistance increases to its maximum value, the output stage goes into saturation and applies maximum rated voltage to the lamp.

INDUCTIVE LOAD DRIVER

Bifilar (unipolar) stepper motors, relays, or solenoids can be driven directly. The internal flyback diodes prevent damage to the output transistors by suppressing the high-voltage spikes which occur when turning OFF an inductive load. For rapid current decay (fast turn-OFF speeds), the use of Zener diodes will raise the flyback voltage and improve performance. However, the peak voltage must not exceed the specified minimum sustaining voltage ($V_{SUPPLY} + V_Z + V_F \le V_{OUT(SUS)}$).

FAULT CONDITIONS

In the event of a shorted load, the load current will attempt to increase. As described above, the drive current to the affected output stage is reduced, causing the output stage to go linear, limiting the peak output current to approximately 1 A. As the power dissipation of that output stage increases, a thermal gradient sensing circuit will become operational, further decreasing the drive current to the affected output stage and reducing the output current to a value dependent on supply voltage and load resistance.


Continuous or multiple overload conditions causing the chip temperature to reach approximately 165°C will result in an additional reduction in output current to maintain a safe level.

If the fault condition is corrected, the output stage will return to its normal saturated condition.




UDN2549B and UDQ2549B

Dimensions in Inches (controlling dimensions)




Dimensions in Millimeters (for reference only)



- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
 - 2. Lead spacing tolerance is non-cumulative
 - 3. Lead thickness is measured at seating plane or below.
 - 4. Webbed lead frame. Leads 4, 5, 12, and 13 are internally one piece.

UDN2549EB and UDQ2549EB

Dimensions in Inches (controlling dimensions)



Dimensions in Millimeters (for reference only)

Dwg. MA-005-28A in

Dwg. MA-005-28A mm

0.331 □ 11 19 0.533 5.56 0.812 4.85 0.661 11.58 11.43 INDEX AREA 12.57 12.32 1.27 5.56 □5 4.85 25 1 26 28 $_{-}0.51$ 11.582 MIN 11.430 4.57 12.57 4.20 12.32

- $\label{eq:NOTES:1.} \textbf{Exact body and lead configuration at vendor's option within limits shown.}$
 - 2. Lead spacing tolerance is non-cumulative
 - 3. Webbed lead frame. Leads 5 through 11 and 19 through 25 are internally one piece.



The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.