

M5M4V4100J,TP,RT-6,-7,-8, -6S,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 4194304-word by 1-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of quadruple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. The lower supply (3.3V) operation, due to the optimization of transistor structure, provides low power dissipation while maintaining high speed operation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

The M5M4V4100TP,RT are packaged in a 26-pin very thin and small outline package which is a high reliability and high density surface mount device. Two types of devices are available. M5M4V4100TP(normal lead bend type package), M5M4V4100RT(reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.

Self or extended refresh current is small enough for battery back-up application.

FEATURES

Type name	RAS access time (max, ns)	CAS access time (max, ns)	Address access time (max, ns)	Cycle time (min, ns)	Power dissipa- tion (typ, mW)
M5M4V4100XX-6,-6S	60	15	30	110	180
M5M4V4100XX-7,-7S	70	20	35	130	160
M5M4V4100XX-8,-8S	80	20	40	150	130


XX = J, TP, RT

- Standard 26pin SOJ, 26pin TSOP (II)
- Single 3.3 ± 0.3V
- Low stand-by power dissipation
 - CMOS input level.....1.8mW (max)
 - CMOS input level.....180μW (max)*
- Low operating power dissipation
 - M5M4V4100XX-6,-6S.....288.0mW (max)
 - M5M4V4100XX-7,-7S.....252.0mW (max)
 - M5M4V4100XX-8,-8S.....216.0mW (max)
- Self refresh capability*
 - Self refresh current.....120μA (max)
- Extended refresh capability*
 - Extended refresh current.....120μA (max)
- Fast-page mode (2048-bit random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write operation gives common I/O capability
- 1024 refresh cycles every 16.4ms (A₀~A₉)
- 1024 refresh cycles every 128ms (A₀~A₉)*


APPLICATION

Lap top personal computer, Solid state disc, Microcomputer memory, Refresh memory for CRT.


PIN CONFIGURATION (TOP VIEW)



Outline 26P0J (300 mil SOJ)



Outline 26P3Z-E (TSOP)



Outline 26P3Z-F (TSOP)

* Applicable to self refresh version (M5M4V4100J, TP, RT-6S,-7S,-8S : option) only

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

In addition to normal read, write, and read-modify-write operation the M5M4V4100J,TP,RT provides a number of


other functions, e.g., fast page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1. Input conditions for each mode

Operation	Inputs						Output		Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q	Refresh	
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	VLD	APD	APD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (Extended)* refresh	ACT	ACT	NAC	DNC	DNC	DNC	OPN	YES	
Self refresh*	ACT	ACT	NAC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

BLOCK DIAGRAM



VTSU73SH LS's

M5M4V4100J,TP,RT-6,-7,-8,-BS,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	- 0.5~4.6	V
V _I	Input voltage		- 0.5~4.6	V
V _O	Output voltage		- 0.5~4.6	V
I _O	Output current	T _a = 25 °C	50	mA
P _d	Power dissipation		1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		- 65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70 °C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	3.0	3.3	3.6	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.0		V _{CC} +0.3	V
V _{IL}	Low-level input voltage, all inputs	- 0.3		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0~70 °C, V_{CC} = 3.3 ± 0.3V, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V _{OH}	High-level output voltage		I _{OH} = - 2mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage		I _{OL} = 2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ V _{CC}	- 5		5	μ A
I _I	Input current		0V ≤ V _{IH} ≤ V _{CC} +0.3V, other input pins = 0V	- 5		5	μ A
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note 3, 4, 5)	M5M4V4100-6,-6S	RAS, CAS cycling			80	mA
		M5M4V4100-7,-7S	t _{rc} = t _{wc} = min.			70	
		M5M4V4100-8,-8S	output open			60	
I _{CC2} (AV)	Supply current from V _{CC} , stand-by (Note 6)		RAS = CAS = V _{IH} , output open			2	mA
			RAS = CAS ≥ V _{CC} - 0.2V, output open			0.5	
						0.05 *	
I _{CC3} (AV)	Average supply current from V _{CC} , RAS only refreshing (Note 3, 5)	M5M4V4100-6,-6S	RAS cycling, CAS = V _{IH}			80	mA
		M5M4V4100-7,-7S	t _{rc} = min.			70	
		M5M4V4100-8,-8S	output open			60	
I _{CC4} (AV)	Average supply current from V _{CC} , Fast-Page-Mode (Note 3, 4, 5)	M5M4V4100-6,-6S	RAS = V _{IL} , CAS cycling			70	mA
		M5M4V4100-7,-7S	t _{pc} = min.			60	
		M5M4V4100-8,-8S	output open			50	
I _{CC6} (AV)	Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3, 5)	M5M4V4100-6,-6S	CAS before RAS refresh cycling			70	mA
		M5M4V4100-7,-7S	t _{rc} = min.			60	
		M5M4V4100-8,-8S	output open			50	
I _{CC8} (AV)*	Average supply current from V _{CC} , Battery back-up (Note 6)	Stand-by : RAS ≥ V _{CC} - 0.2V CAS ≥ V _{CC} - 0.2V or CAS ≤ 0.2V CAS before RAS refresh : RAS cycling CAS ≤ 0.2V or CAS before RAS refresh cycling W ≤ 0.2V or ≥ V _{CC} - 0.2V OE ≤ 0.2V or ≥ V _{CC} - 0.2V A0~A9 ≤ 0.2V or ≥ V _{CC} - 0.2V DQ = open t _{rc} = 125 μs t _{ras} = t _{ras} min~1 μs			120	μ A	
I _{CC9} (AV)*	Average supply current from V _{CC} , Self refresh mode (Note 6)	RAS = CAS ≤ 0.2V output open			120	μ A	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1}(AV), I_{CC3}(AV), I_{CC4}(AV) and I_{CC6}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

CAPACITANCE ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 3.3 \pm 0.3\text{V}$, $V_{ss} = 0\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_{i(A)}$	Input capacitance, address inputs	$V_i = V_{ss}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_{i(D)}$	Input capacitance, data input				5	pF
$C_{i(W)}$	Input capacitance, write control input				7	pF
$C_{i(RAS)}$	Input capacitance, RAS input				7	pF
$C_{i(CAS)}$	Input capacitance, CAS input				7	pF
C_o	Output capacitance	$V_o = V_{ss}$, $f = 1\text{MHz}$, $V_i = 25\text{mVrms}$			7	pF

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 3.3 \pm 0.3\text{V}$, $V_{ss} = 0\text{V}$, unless otherwise noted) (Notes 6, 13, 14)

Symbol	Parameter	Limits						Unit
		M5M4V4100-6, -6S		M5M4V4100-7, -7S		M5M4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from <u>CAS</u> (Note 7, 8)		15		20		20	ns
t _{RAC}	Access time from <u>RAS</u> (Note 7, 9)		60		70		80	ns
t _{AA}	Column address access time (Note 7, 10)		30		35		40	ns
t _{CPA}	Access time from <u>CAS</u> precharge (Note 7, 11)		35		40		45	ns
t _{OLZ}	Output low impedance time from <u>CAS</u> low (Note 7)	5		5		5		ns
t _{OFF}	Output disable time after <u>CAS</u> high (Note 12)	0	15	0	20	0	20	ns

Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note that RAS may be cycled during the initial pause. Any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 16.4ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 100pF, $V_{OH} = 2.4\text{V}$ ($I_{OH} = 2\text{mA}$) and $V_{OL} = 0.4\text{V}$ ($I_{OL} = 2\text{mA}$).

The reference levels for measuring of output signals are 2.0V (V_{OH}) and 0.8V (V_{OL}).

8: Assumes that $TRCD \geq TRCD(\text{max})$ and $t_{ASC} \geq t_{ASC}(\text{max})$.

9: Assumes that $TRCD \leq TRCD(\text{max})$ and $TRAD \leq TRAD(\text{max})$. If $TRCD$ or $TRAD$ is greater than the maximum recommended value shown in this table, $TRAC$ will increase by the amount which $TRCD$ or $TRAD$ exceeds the value shown.

10: Assumes that $TRAD \geq TRAD(\text{max})$ and $t_{ASC} \leq t_{ASC}(\text{max})$.

11: Assumes that $t_{CP} \leq t_{CP}(\text{max})$ and $t_{ASC} \geq t_{ASC}(\text{max})$.

12: $t_{OFF}(\text{max})$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq \pm 10 \mu\text{A}$) and is not reference to $V_{OH}(\text{min})$ or $V_{OL}(\text{max})$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 3.3 \pm 0.3\text{V}$, $V_{ss} = 0\text{V}$, unless otherwise noted) (Notes 13, 14)

Symbol	Parameter	Limits						Unit
		M5M4V4100-6, -6S		M5M4V4100-7, -7S		M5M4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		16.4		16.4		16.4	ms
tREF*	Refresh cycle time		128		128		128	ms
tRP	RAS high pulse width	40		50		60		ns
tRCD	Delay time, RAS low to CAS low (Note 15)	20	45	20	50	20	60	ns
tCRP	Delay time, CAS high to RAS low	10		10		10		ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	10		10		10		ns
tRAD	Column address delay time from RAS low (Note 16)	15	30	15	35	15	40	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note 17)	0	10	0	10	0	15	ns
tRAH	Row address hold time after RAS low	10		10		10		ns
tCAH	Column address hold time after CAS low	15		15		15		ns
tI	Transition time (Note 18)	1	50	1	50	1	50	ns

Note 13: The timing requirements are assumed $t_t = 5\text{ns}$.

14: $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals.

15: Operation within the $TRCD(\text{max})$ limit insures that $TRAC(\text{max})$ can be met. $TRCD(\text{max})$ is specified as a reference point only; if $TRCD$ is greater than the specified $TRCD(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} or t_{AA} . $TRCD(\text{min})$ is specified as $TRCD(\text{min}) = t_{RAH}(\text{min}) + 2t_t + t_{ASC}(\text{min})$.

16: Operation within the $TRAD(\text{max})$ limit insures that $TRAC(\text{max})$ can be met. $TRAD(\text{max})$ is specified as a reference point only; if $TRAD$ is greater than the specified $TRAD(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} or t_{AA} .

17: Operation within the $t_{ASC}(\text{max})$ limit insures that $TRAC(\text{max})$ can be met. $t_{ASC}(\text{max})$ is specified as a reference point only; if t_{ASC} is greater than the specified $t_{ASC}(\text{max})$ limit and $TRCD$ is greater than the specified $TRCD(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .

18: t_I is measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$.

M5M4V4100J,TP,RT-6,-7,-8,-6S,-7S,-8S**FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM****Read and Refresh Cycles**

Symbol	Paramete	Limits						Unit
		M5M4V4100-6, -6S		M5M4V4100-7, -7S		M5M4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
trc	Read cycle time	110		130		150		ns
trAS	RAS low pulse width	60	10000	70	10000	80	10000	ns
tcAS	CAS low pulse width	15	10000	20	10000	20	10000	ns
tCSH	CAS hold time after RAS low	60		70		80		ns
trSH	RAS hold time after CAS low	15		20		20		ns
trCS	Read setup time before CAS low	0		0		0		ns
trCH	Read hold time after CAS high (Note 19)	0		0		0		ns
trRH	Read hold time after RAS high (Note 19)	10		10		10		ns
trAL	Column address to RAS hold time	30		35		40		ns

Note 19: Either trCH or trRH must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write Cycles)

Symbol	Parameter	Limits						Unit
		MSM4V4100-6, -6S		MSM4V4100-7, -7S		MSM4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
tWC	Write cycle time	110		130		150		ns
tRAS	RAS low pulse width	60	10000	70	10000	80	10000	ns
tCAS	CAS low pulse width	15	10000	20	10000	20	10000	ns
tCSH	CAS hold time after RAS low	60		70		80		ns
trSH	RAS hold time after CAS low	15		20		20		ns
twCS	Write setup time before CAS low (Note 22)	0		0		0		ns
twCH	Write hold time after CAS low	10		15		15		ns
tcWL	CAS hold time after W low	15		20		20		ns
trWL	RAS hold time after W low	15		20		20		ns
tWP	Write pulse width	10		15		15		ns
tDS	Data setup time before CAS low or W low	0		0		0		ns
tdH	Data hold time after CAS low or W low	10		15		15		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		MSM4V4100-6, -6S		MSM4V4100-7, -7S		MSM4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
trWC	Read write cycle time (Note 20)	130		155		175		ns
trMWC	Read modify write cycle time (Note 21)	130		155		175		ns
trAS	RAS low pulse width	85	10000	95	10000	105	10000	ns
tcAS	CAS low pulse width	40	10000	45	10000	45	10000	ns
tCSH	CAS hold time after RAS low	85		95		105		ns
trSH	RAS hold time after CAS low	40		45		45		ns
trCS	Read setup time before CAS low	0		0		0		ns
tcWD	Delay time, CAS low to $\bar{W}$ low (Note 22)	15		20		20		ns
trWD	Delay time, RAS low to $\bar{W}$ low (Note 22)	60		70		80		ns
tAWD	Delay time, address to $\bar{W}$ low (Note 22)	30		35		40		ns
tcWL	CAS hold time after $\bar{W}$ low	15		20		20		ns
trWL	RAS hold time after $\bar{W}$ low	15		20		20		ns
tWP	Write pulse width	10		15		15		ns
tDS	Data setup time before $\bar{W}$ low	0		0		0		ns
tdH	Data hold time after $\bar{W}$ low	10		15		15		ns

Note 20: trWC is specified as $trWC(\min) = trCD(\max) + tcWD(\min) + trWL(\min) + trP(\min) + 3tT$.

21: trMWC is specified as $trMWC(\min) = trAC(\max) + trWL(\min) + trP(\min) + 3tT$.

22: twCS, trWD, tcWD, tAWD and tcPWD do not define the limits of operation, but are included as electrical characteristics only.

When $twCS \geq twCS(\min)$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $trWD \geq trWD(\min)$, $tAWD \geq tAWD(\min)$ and $tcPWD \geq tcPWD(\min)$ (for fast page mode cycle only), a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition (delayed write) is satisfied, the condition of Q (at access time and until CAS goes back to VIH) is indeterminate.

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Fast-Page Mode Cycle (Read, Write, Read-Write and Read-Modify-Write Cycles) (Note 23)

Symbol	Parameter	Limits						Unit
		M5M4V4100-6, -6S		M5M4V4100-7, -7S		M5M4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
tFC	Fast page mode read/write cycle time	40		45		50		ns
tFRWC	Fast page mode read write/read modify write cycle time	60		70		75		ns
tFAS	RAS low pulse width for read write cycle (Note 24)	105	200000	115	200000	130	200000	ns
tCP	CAS high pulse width (Note 25)	10	15	10	20	10	20	ns
tCPH	RAS hold time after CAS precharge	35		40		45		ns
tCPWD	Delay time, CAS precharge to $\bar{W}$ low (Note 22)	35		40		45		ns

Note 23 : All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

24 : tRAS(min) is specified as two cycles of CAS input are executed.

25 : tCP(max) is specified as a reference point only.

CAS before RAS Refresh, Extended Refresh Cycle* (Note 26)

Symbol	Parameter	Limits						Unit
		M5M4V4100-6, -6S		M5M4V4100-7, -7S		M5M4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	10		10		10		ns
tCHR	CAS hold time after RAS low	10		15		15		ns
tRSR	Read setup time before RAS low	10		10		10		ns
tRHR	Read hold time after RAS low	10		15		15		ns
tCAS	CAS low pulse width	25		30		30		ns

Note 26 : Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

Self Refresh Cycle*


Symbol	Parameter	Limits						Unit
		M5M4V4100-6, -6S		M5M4V4100-7, -7S		M5M4V4100-8, -8S		
		Min	Max	Min	Max	Min	Max	
tPASS	RAS low pulse width	100		100		100		μ s
tPPS	RAS high pulse width	110		130		150		ns
tCHS	CAS hold time after RAS high	- 50		- 50		- 50		ns
tRSR	Read setup time before RAS low	10		10		10		ns
tRHR	Read hold time after RAS low	10		15		15		ns

M5M4V4100J,TP,RT-6,-7,-8,-6S,-7S,-8S


FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Timing Diagrams (Note 27)

Read Cycle



Note 27



Indicates the don't care input.


 $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ or $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$

Indicates the invalid output.

M5M4V4100J,TP,RT-6,-7,-8,-8S,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM


Write Cycle (Early Write)



M5M4V4100J,TP,RT-6,-7,-8,-6S,-7S,-8S


FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Write Cycle (Delayed Write)




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Read-Write, Read-Modify-Write Cycle




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

RAS-only-Refresh Cycle (Note 28)



Note 28 : A10 may be V_{IH} or V_{IL} . Refresh address : A0 (ROW) ~ A9 (ROW).


CAS before RAS Refresh Cycle, Extended Refresh Cycle*



M5M4V4100J,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM


Hidden Refresh Cycle (Read) (Note 29)



Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle described above.

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM


Fast-Page-Mode Read Cycle



M5M4V4100J,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM


Fast-Page-Mode Write Cycle (Early Write)



M5M4V4100J,TP,RT-6,-7,-8,-6S,-7S,-8S


FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Fast-Page-Mode Write Cycle (Delayed Write)




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Fast-Page-Mode Read-Write, Read-Modify-Write Cycle



FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Self Refresh Cycle* (Note 30)



FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Note 30. Self refresh sequence

Two refreshing methods should be used properly depending on the low pulse width (t_{RASS}) of $\overline{RAS}$ signal during self refresh period.

1. In case of $t_{RASS} < 300ms$

1.1 Distributed refresh during Read/Write operation

(A) Timing diagram





Table 2

Read/Write	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	$t_{NSD} + t_{SND} \leq 16.4ms$	
$\overline{RAS}$ only distributed refresh	$t_{NSD} \leq 16 \mu s$	$t_{SND} \leq 16 \mu s$

(E) Definition of distributed refresh



Definition of CBR distributed refresh

(Including extended refresh)

The CBR distributed refresh performs more than 1024 constant period (125 μs max) CBR cycles within 128ms.

Definition of $\overline{RAS}$ only distributed refresh

All combinations of ten row address signals ($A_0 \sim A_9$) are selected during 1024 constant period (16 μs max) $\overline{RAS}$ only refresh cycles within 16.4ms.

Note :

Hidden refresh may be used instead of CBR refresh.

$\overline{RAS}/\overline{CAS}$ refresh may be used instead of $\overline{RAS}$ only refresh.

1.1.1 CBR distributed refresh

- Switching from read/write operation to self refresh operation. The time interval from the falling edge of $\overline{RAS}$ signal in the last CBR refresh cycle during read/write operation period to the falling edge of $\overline{RAS}$ signal at the start of self refresh operation should be set within t_{NSD} (shown in table 2).

- Switching from self refresh operation to read/write operation. The time interval from the rising edge of $\overline{RAS}$ signal at the end of self refresh operation to the falling edge of $\overline{RAS}$ signal in the first CBR refresh cycle during read/write operation period should be set within t_{SND} (shown in table 2).

1.1.2 $\overline{RAS}$ only distributed refresh

- Switching from read/write operation to self refresh operation. The time interval t_{NSD} from the falling edge of $\overline{RAS}$ signal in the last $\overline{RAS}$ only refresh cycle during read/write operation period to the falling edge of $\overline{RAS}$ signal at the start of self refresh operation should be set within 16 μs .
- Switching from self refresh operation to read/write operation. The time interval t_{SND} from the rising edge of $\overline{RAS}$ signal at the end of self refresh operation to the falling edge of $\overline{RAS}$ signal in the first CBR refresh cycle during read/write operation period should be set within 16 μs .

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

1.2 Burst refresh during Read/Write operation

(A) Timing diagram





Table 3

Read/Write	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR burst refresh	$t_{NSB} \leq 16.4\text{ms}$	$t_{NSB} \leq 16.4\text{ms}$
$\overline{\text{RAS}}$ only burst refresh	$t_{NSB} + t_{NSB} \leq 16.4\text{ms}$	

(B) Definition of burst refresh



Definition of CBR burst refresh

The CBR burst refresh performs more than 1024 continuous CBR cycles within 16.4ms.

Definition of $\overline{\text{RAS}}$ only burst refresh

All combinations of ten row address signals ($A_0 \sim A_9$) are selected during 1024 continuous $\overline{\text{RAS}}$ only refresh cycles within 16.4ms.

1.2.1 CBR burst refresh

- Switching from read/write operation to self refresh operation. The time interval t_{NSB} from the falling edge of $\overline{\text{RAS}}$ signal in the first CBR refresh cycle during read/write operation period to the falling edge of $\overline{\text{RAS}}$ signal at the start of self refresh operation should be set within 16.4ms.
- Switching from self refresh operation to read/write operation. The time interval t_{NSB} from the rising edge of $\overline{\text{RAS}}$ signal at the end of self refresh operation to the falling edge of $\overline{\text{RAS}}$ signal in the last CBR refresh cycle during read/write operation period should be set within 16.4ms.

1.2.2 $\overline{\text{RAS}}$ only burst refresh


- Switching from read/write operation to self refresh operation. The time interval from the falling edge of $\overline{\text{RAS}}$ signal in the first $\overline{\text{RAS}}$ only refresh cycle during read/write operation period to the falling edge of $\overline{\text{RAS}}$ signal at the start of self refresh operation should be set within t_{NSB} (shown in table 3).
- Switching from self refresh operation to read/write operation. The time interval from the rising edge of $\overline{\text{RAS}}$ signal at the end of self refresh operation to the falling edge of $\overline{\text{RAS}}$ signal in the last $\overline{\text{RAS}}$ only refresh cycle during read/write operation period should be set within t_{NSB} (shown in table 3).

M5M4V4100J,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

2. In case of $t_{RASS} \geq 300\text{ms}$

(A) Timing diagram-A



Timing diagram-B




Table 4

Read/Write	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	Timing diagram-A	Timing diagram-A
RAS only distributed refresh		
CBR burst refresh	Timing diagram-B	Timing diagram-B
RAS only burst refresh		

(B) Definition of refresh

The same as 1.1-(B) and 1.2-(B)

2.1.1 CBR distributed refresh

- Switching from read/write operation to self refresh operation. The time interval t_{NSD} from the falling edge of $\overline{\text{RAS}}$ signal in the last CBR refresh cycle during read/write operation period to the falling edge of $\overline{\text{RAS}}$ signal at the start of self refresh operation should be set within 16.4ms.
- Switching from self refresh operation to read/write operation. The time interval t_{SND} from the rising edge of $\overline{\text{RAS}}$ signal at the end of self refresh operation to the falling edge of $\overline{\text{RAS}}$ signal in the first CBR refresh cycle during read/write operation period should be set within 16.4ms.

2.1.2 $\overline{\text{RAS}}$ only distributed, CBR burst, $\overline{\text{RAS}}$ only burst refresh

- Before and after the self refresh, 1024 refresh cycles should be executed within 16.4ms for each refresh operation.