January 2002



# FDS8958A

# Dual N & P-Channel PowerTrench<sup>®</sup> MOSFET

### **General Description**

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state ressitance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

# Features

Q1: N-Channel


7.0A, 30V 
$$R_{DS(on)} = 0.028\Omega @ V_{GS} = 10V$$
  
 $R_{DS(on)} = 0.040\Omega @ V_{GS} = 4.5V$ 


• Q2: P-Channel

5A, -30V 
$$R_{DS(on)} = 0.052\Omega @ V_{GS} = -10V$$

 $R_{DS(on)} = 0.080\Omega @ V_{GS} = -4.5V$ 

- Fast switching speed
- High power and handling capability in a widely used surface mount package





## Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter			Q1	Q2	Units
V <sub>DSS</sub>	Drain-Sourc	Drain-Source Voltage			30	V
V <sub>GSS</sub>	Gate-Source Voltage			±20	±20	V
I <sub>D</sub>	Drain Currer	nt - Continuous	(Note 1a)	7	-5	A
		- Pulsed		20	-20	
PD	Power Dissi	wer Dissipation for Dual Operation		2		W
	Power Dissi	pation for Single Operatior	Note 1a)	1.6		
			(Note 1b)		1	
			(Note 1c)	0	.9	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range		-55 to +150		°C	
R <sub>0JA</sub>		sistance, Junction-to-Ambi	、 <i>,</i>		78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)			40 °		°C/W
Packag	e Marking	g and Ordering I	nformation			
Device Marking		Device	Reel Size	Tape wi	dth	Quantity
FDS8958A		FDS8958A	13"	12mn	1	2500 units

©2002 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics					•	
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	Q1 Q2	30 -30			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C $I_D$ = -250 µA, Referenced to 25°C	Q1 Q2		25 -22		mV/°C
DSS	Zero Gate Voltage Drain Current		Q1 Q2			1 -1	μA
GSSF	Gate-Body Leakage, Forward	$V_{GS}$ = 20 V, $V_{DS}$ = 0 V	All			100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS}$ = -20 V, $V_{DS}$ = 0 V	All			-100	nA
On Cha	racteristics (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	Q1 Q2	1 -1	1.6 -1.7	3 -3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C $I_D$ = -250 µA, Referenced to 25°C	Q1 Q2		-4.3 4		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance		Q1		21 32 27	28 42 40	mΩ
			Q2		41 58 58	52 78 80	
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -5 V	Q1 Q2	20 -20			A
<b>g</b> fs	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 7 A V <sub>DS</sub> = -5 V, I <sub>D</sub> =-5 A	Q1 Q2		19 11		S
Dynami	c Characteristics						
C <sub>iss</sub>	Input Capacitance	Q1 V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	Q1 Q2		789 690		pF
C <sub>oss</sub>	Output Capacitance	Q2	Q1 Q2		173 306		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS}$ = -10 V, $V_{GS}$ = 0 V, f = 1.0 MHz	Q1 Q2		66 77		pF

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Switchir	ng Characteristics (Note	2)					
t <sub>d(on)</sub>	Turn-On Delay Time	Q1 V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1 A,	Q1 Q2		2.2 6.7	4.4 13.4	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ = 10V, $R_{GEN}$ = 6 $\Omega$	Q1 Q2		7.5 9.7	15 19.4	ns
$t_{d(off)}$	Turn-Off Delay Time	Q2 V <sub>DD</sub> = -10 V, I <sub>D</sub> = -1 A,	Q1 Q2		11.8 19.8	21.3 35.6	ns
t <sub>f</sub>	Turn-Off Fall Time	$V_{GS}$ = -10V, $R_{GEN}$ = 6 $\Omega$	Q1 Q2		3.7 12.3	7.4 22.2	ns
Qg	Total Gate Charge	Q1 V <sub>DS</sub> = 15 V, I <sub>D</sub> = 7 A, V <sub>GS</sub> = 10 V	Q1 Q2		16 14	26 23	nC
Q <sub>gs</sub>	Gate-Source Charge	Q2	Q1 Q2		2.5 2.2		nC
Q <sub>gd</sub>	Gate-Drain Charge	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -5 A,V <sub>GS</sub> = -10 V	Q1 Q2		2.1 1.9		nC
Drain-S	ource Diode Character	istics and Maximum Ratings	;				
ls	Maximum Continuous Drain-Source Diode Forward Current					1.3 -1.3	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_S = 1.3 A$ (Note 2) $V_{GS} = 0 V, I_S = -1.3 A$ (Note 2)	Q1 Q2		0.74 -0.76	1.2 -1.2	V

#### Notes:

1. R<sub>6JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>6JC</sub> is guaranteed by design while R<sub>6CA</sub> is determined by the user's board design.




a) 78°/W when mounted on a 0.5 in<sup>2</sup> pad of 2 oz copper




 b) 125°/W when mounted on a .02 in<sup>2</sup> pad of 2 oz copper c) 135°/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%




FDS8958A Rev D1(W)



FDS8958A





#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation<sup>™</sup> UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production